

### NETAJI SUBHAS UNIVERSITY, JAMSHEDPUR

Estd. Under Jharkhand State Private University Act, 2018 Approved by AICTE, PCI, BCI, NCTE, INC & JNRC

# EVALUATION SCHEME & SYLLABUS

FOR
MASTER OF TECHNOLOGY

MASTER OF TECHNOLOGY

IN
Microelectronics and VLSI Technology
(M. TECH-MT)

On

**Choice Based Credit System** 

(Effective from the Session: 2025-26)

Netaji Subhas University
Pokhari, Near Bhilai Pahadi, Jamshedpur, Jharkhand

### **VISION**

To strive for excellence in education, research, and entrepreneurship, with the ultimate goal of becoming a global hub for innovation. Committed to advancing scientific and technological services, we aim to contribute meaningfully to society.

### **MISSION**

- ❖ To provide high-quality education that nurtures innovation, entrepreneurship, and ethical values, shaping future professionals equipped for a globally competitive landscape.
- ❖ To collaborate with stakeholders by sharing institutional expertise in education and knowledge, fostering mutual growth in technical learning.
- ❖ To Cultivate an environment that encourages fresh ideas, groundbreaking research, and academic excellence, paving the way for future leaders, innovators, and entrepreneurs.
- ❖ To drive socio-economic progress by offering impactful scientific and technological solutions to society.

### **Program Outcomes (POs) and Program Specific Outcomes (PSOs)**

### A. Program Outcomes (Pos):

The following three POs for the PG programs:

- **PO 1:** An ability to independently carry out research /investigation and development work to solve practical problems.
- **PO 2:** An ability to write and present a substantial technical report/document.
- **PO 3:** Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program

### **B. Program Specific Outcomes (PSOs):**

Three program specific outcomes (PSOs) have been defined as follows -

**PSO 1 (PO 4):** Identify, formulate and solve engineering problems in the field of Microelectronics and VLSI

**PSO 2 (PO 5):** Apply knowledge, proper methodology and modern tools to analyze and solve the problems in the domain of Microelectronics and VLSI.

**PSO 3 (PO 6):** Acquire professional and intellectual integrity and ethics of research and recognize the need to engage in learning with a high level of enthusiasm and commitment to contribute to the community for sustainable development of society

# Course Articulation Matrices: Connection between the courses and the POs and PSOs

The correlation levels are 1, 2 or 3, denoting:

1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High).

## Curriculum for M. Tech. in Microelectronics & VLSI

		SEMEST	ERI				
Sl. No	Code	Subject	L	Т	S	С	Н
1	MT/EC10 11	Semiconductor Device & Modeling	3	0	0	3	3
2	MT/EC10 12	Analog IC Design	3	1	0	4	4
3	MT/EC10 13	Digital IC Design	3	0	0	3	3
4	MT/EC90 XX	SPECIALIZATION ELECTIVE - I	3	1	0	4	4
5	MT/EC90 XX	SPECIALIZATION ELECTIVE - II	3	1	0	4	4
6	MT/EC10 61	Analog IC Design Lab	0	0	4	2	4
7	MT/EC10 62	Digital IC Design Lab	0	0	4	2	4
		TOTAL	15	3	8	22	26
		SEMESTE	ER II			_	
Sl. No	Code	Subject	L	T	S	C	H
1	MT/EC20 11	VLSI Technology	3	0	0	3	3
2	MT/EC20 12	VLSI System Design	3	1	0	4	4
3	MT/EC90 XX	SPECIALIZATION ELECTIVE - III	3	1	0	4	4
4	MT/EC90 XX	SPECIALIZATION ELECTIVE - IV	3	1	0	4	4
5	MT/EC90 XX	SPECIALIZATION ELECTIVE - V	3	1	0	4	4
6	MT/EC20 61	VLSI System Design Lab	0	0	4	2	4
7	MT/EC20 62	Term Project/ Lab-Based Project	0	0	6	3	6
		TOTAL	15	4	10	24	29

	SEMESTER III									
Sl. No	Code	Subject	L	Т	S	C	Н			
1	XX90XX	AUDIT LECTURES / WORKSHOPS	0	0	0	0	2			
2	MT/EC30 61	Project - I	0	0	24	12	24			
3	MT/EC30 62	SEMINAR - NON-PROJECT / EVALUATION OF SUMMER TRAINING	0	0	4	2	4			
		TOTAL	0	0	28	14	30			

	SEMESTER IV							
Sl. No	Code	Subject	L	T	S	C	Н	
1	MT/EC4 061	Project - II	0	0	24	12	24	
1	MT/EC4 062	PROJECT SEMINAR	0	0	4	2	4	
		TOTAL	0	0	28	14	28	

### 1. List of Electives:

Sl. No.	SUBJECT CODE	SUBJECT	L-T-S	CREDIT
1.	EC9030	Error Control Coding	3-1-0	4
2.	EC9031	Digital Signal Processing & its applications	3-1-0	4
3.	EC9032	Detection & Estimation Theory	3-1-0	4
4.	EC9033	Statistical Signal Processing	3-1-0	4
5.	EC9034	Image Processing	3-1-0	4
6.	EC9035	Queuing Theory for Telecommunication	3-1-0	4
7.	EC9036	Microwave & Millimeter Wave Circuits	3-1-0	4
8.	EC9037	Optical Communication	3-1-0	4
9.	EC9038	Antenna Analysis & Synthesis	3-1-0	4
10.	EC9039	Satellite Communication	3-1-0	4
11.	EC9040	Artificial Intelligence & Soft Computing	3-1-0	4
12.	EC9041	RF IC DESIGN	3-1-0	4
13.	EC9042	SoC Design	3-1-0	4
14.	EC9043	*FPGA based design	3-0-2	4
15.	EC9044	MEMS & Microsystem Technology	3-1-0	4
16.	EC9045	Embedded Systems	3-1-0	4
17.	EC9046	Internet of Things (IoT)	3-1-0	4
18.	EC9047	Nanoelectronics	3-1-0	4
19.	EC9048	*ASIC Design using Verilog/VHDL	3-0-2	4
20.	EC9049	Mixed Signal IC Design	3-1-0	4
21.	EC9050	Low Power Circuits and Systems	3-1-0	4
22.	EC9051	Testing and Verification of VLSI Circuits	3-1-0	4
23.	EC9052	Computer Architecture	3-1-0	4
24.	EC9053	Physical System Analysis and Modeling	3-1-0	4
25.	EC9054	Cyber Physical Electronic System Design	3-1-0	4
26.	EC9055	Electronic Measurements and System Design	3-1-0	4
27.	EC9056	DSP Architectures in VLSI	3-1-0	4
28.	EC9057	Power Management IC Design	3-1-0	4
29.	EC9058	Smart Materials based Electronic Devices	3-1-0	4

\*The Lecture, Tutorial and Laboratory/Sessional distribution of FPGA Based Design (MT/EC9043) and ASIC Design using Verilog/ VHDL (MT/EC9048) are 3, 0 and 2,respectively.

	M. TECH. IN MICROELECTRONICS AND VLSI TECHNOLOG	GY
Page 6   81		

# 2. Detailed Syllabus:

	Departme	ent of Electronics &	Communica	ation Engine	ering		
		Program Core		Total contac	ct hours : 42		
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit
MT/EC1011	Semiconductor Device & Modeling	PEL	3	0	0	3	3
Course Outcomes	• <b>CO 1:</b> To	l completion of the controduce the physics	s of semicono			tanding the	e device
	<ul> <li>CO 2: To dev</li> <li>CO 3: To sen</li> <li>CO 4: To dev</li> <li>CO 5: To con</li> <li>CO 6: To sim</li> </ul>	deling of semiconduction understand the transplices.  apply suitable appropriate appropria	ximations and such as P-N j c variables a of conditions anderstanding estanding into mental unders	d techniques unctions. and current-v g of the physic modeling. standing of	to derive the prolatage characters of emergin	physical m eteristics o	odel of f MOS vices and
Topics Covered	Semiconductor Semiconductors Hall-Effect.  Module II. M Metal-Semicond junction, Step junctions and brown Module III. Fi Olymos Capacitor C-V Characteris Module IV. Sh Moore's law, T short-channel ef bias effect, thres velocity overshom MOSFETS.  Module V. No High-k/metal gamosfets.  Module VI. In History of BSIM	miconductor Electres Materials, Band Mostal-Semiconductor Junction Junctions, Custon, Linearly eak down mechanism eld-Effect Transistor , Flat Band Voltage tics, Basic MOSFET ort Channel Effects echnology nodes and fects: velocity satura hold adjustment, most, high field effects onconventional MOstate, high mobility I troduction to BSIM models, BSIM family he TCAD Simulation	del of Solidibility and Solidibility and Solidibility and Solidibility and Solidibility and Solidibility and Juna. Generation ors (MOSFE), Oxide and behavior, The sand 2 <sup>nd</sup> Ord ITRS, Phytion, device obility degrad in scaled MOSFETS [L—MOSFETS, I.Modeling [Ily of Compact of Italian and Italian	s Thermal-E cattering, Dr. and P-N Junc e Character ction, Heter and Recomb CTs) and Its Interface Correshold Volu- der I-V Mod sical & Tecl degradation, ation, subthra OSFETs, subs 5; T - 0] SOI, Multi- L - 4; T - 0] ct device mode	etions [L – 8; istics, Surface ojunctions, I oination.  1st order I-V Charge, High a tage Model, 1 lel [L – 10; The channel lengtes strate current and the cur	T - 0] T - Model [I T - 0] T - 0] T - 0] The land Low F T -	The pn ased p-n  2 - 9; T -  Frequency V Model.  o scaling ion, body er effects, in scaled

	Total Contact Hours: (L=42, T=0)= 42
Text Books,	Text Books:
and/or	1. Yuan Taur and Tak H. Ning, "Fundamentals of Modern VLSI Devices" 2nd Edition,
Reference	Cambridge University Press, 2013.
Material	2. Theodore I. Kamins Richard S. Muller, "Device Electronics for Integrated circuits", 3rd
	Edition Wiley, 2007.  3. Dragica Vasileska, Stephen M. Goodnick, and Gerhard Klimeck, "Computational Electronics: Semiclassical and Quantum Device Modeling and Simulation", CRC Press, 2010.
	4. A B. Bhattacharyya, "Compact MOSFET Models for VLSI Design", Wiley-IEEE, 2009.
	Reference Books:
	1. S. M. Sze and Kwok K. Ng., "Physics of Semiconductor Devices", 3rd Edition, John Wiley & Sons, 2002.
	2. Robert F. Pierret, "Semiconductor Device Fundamentals", Pearson Education, 2006.
	3. Donald A. Neamen, "Semiconductor Physics and Devices", 3rd Edition, Mc-Graw Hill, 2003.
	4. Jasprit Singh, "Semiconductor Devices- Basic Principles", John Wiley and Sons Inc., 2001.

MT/EC1011: Semiconductor Device & Modeling
[Mapping between course outcomes (COs) and Program Outcomes (POs)]

СО	Statement			Progran	n Outcom	es	
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3
CO1	To introduce the physics of semiconductor materials for understanding the device modeling of semiconductor devices.	1	1	3	2	1	1
CO2	To understand the transport of charge carriers for the operation of semiconductor devices.	2	1	3	2	1	1
CO3	To apply suitable approximations and techniques to derive the physical model of semiconductor devices such as P-N junctions.	2	2	3	2	3	1
CO4	To analyse electrostatic variables and current- voltage characteristics of MOS devices under a variety of conditions.	2	2	3	3	2	1
CO5	To evaluate qualitative understanding of the physics of emerging MOS devices and conversion of this understanding into modeling.	2	2	3	3	3	2
CO6	To develop the fundamental understanding of device modeling and numerical simulation	3	3	3	3	3	2
	Average	2.00	1.83	3.00	2.50	2.17	1.33

		Department of	Electronics & C	Communication I	Engineering				
	FD' -1 C	Program Core		Total contac	et hours : 56				
Course Code	Title of the course	(PCR) / Elective (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit		
MT/EC1012	Analog IC Design	Elective (PEL)	3	1	0	4	4		
]									
Course	After succe	essful completion of	the course, the st	tudent will be able	e to:				
Outcomes	• CO 1:	Define various para				nalog IC desig	gn.		
	• CO 2:	Describe the operat		-					
	• CO 3:	Solve any given cir			•				
	<ul><li>CO 4:</li><li>CO 5:</li></ul>	Evaluate various pe Analyze feedback of							
	• CO 6:	Design a Single sta							
Topics	Module I.	MOS Device Ph			B				
Covered		nsiderations, Overvi	iew of CMOS to		I/V Characteristic	es, Short Cha	nnel Effects,		
	Noise, Larg	e Signal MOS Device	ce models.						
	Module II.	MOS Models [Legacitance, Small		Models, Differen	it trans-conductanc	e (front gate:	g m. output:		
		gate: g_mb). Unity g				e (Home gaver	<u>8_</u> , output		
		. Single Stage Ampepts, Common Source			on Gate Stage, Cas	scode Stage, C	Calculation of		
		Current Mirror   code, Wilson and La		nt mirrors; Consta	ant g_m, Band gap	references.			
	Module V. Differential Amplifiers [L – 7; T - 2] Single Ended and double ended. Differential Operation, Basic Differential Pair, Common- Mode Response, Differential Pair with MOS loads, current mirror load.								
	Module VI. Frequency Response of Amplifiers [L – 6; T - 1] General Considerations, Common Source Stage, Source Follower, Common Gate Stage, Cascode Stage, Differential Pair.								
	Module VII. Operational Amplifiers [L-7; T-2] General Considerations, One Stage Op Amps, Two Stage Op Amps, Common – Mode Feedback(CMFB), Power Supply Rejection Ratio (PSRR) Input Range limitations(ICMR), Slew Rate, Noise and Offset in Op Amps.								
	Feedback-T	II. Feedback [L – 5 ypes, Nyquist plot, in Margin, Phase M	Stability- Freq	uency compensa	tion techniques, N	Miller compe	nsation, pole		
					<b>Total Contact</b>	Hours: (L=42	2, T=14)= 56		

#### Text Books, and/or Reference Material

#### **Text Books:**

- 1. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill, 2<sup>nd</sup> Edition 2017.
- 2. Adel Sedra, Kenneth C. Smith, Tony Chan Carusone, Vincent Gaudet, "*Microelectronic Circuits*", Oxford, 8th Ed. 2020
- 3. Franco Maloberti, "Understanding Microelectronics: A Top-Down Approach", Wiley 2011.

#### **Reference Books:**

- 1. Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, and Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", John Wiley & Sons, Inc., 5th Edition 2015.
- 2. Roubik Gregorian, Gabor C. Temes, "Analog MOS Integrated Circuits for Signal Processing", Wiley 1986.

	MT/EC1012: Analog IC Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]											
CO	Program Outcomes  Statement											
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3					
CO1	Define various parameters/terms associated with MOS transistors and Analog IC design.	2	1	2	3	1	1					
CO2	Describe the operation of a MOS transistor /Amplifier/other fundamental blocks.	2	3	1	3	2	2					
CO3	Solve any given circuit using appropriate Large/Small Signal model equations.	3	2	1	2	2	1					
CO4	Evaluate various performance metrics such as gain/BW/Power dissipation/Input & output range etc.	3	1	1	3	2	1					
CO5	Analyze feedback circuit and determine its poles, zeros, gain margin & phase margin.	3	1	1	2	1	2					
CO6	Design a Single stage Amplifier/Differential Amplifier to meet the given specifications.	2	1	3	3	1	1					
	Average	2.50	1.50	1.50	2.67	1.50	1.33					

Course		Program Core	Total contact hours: 42					
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credi	
MT/EC1013	Digital IC Design	PEL	3	0	0	3	3	
]								
Course Outcomes	<ul> <li>CO 1: Acq</li> <li>CO 2: Und</li> <li>CO 3: Ider</li> <li>CO 4: Ana</li> <li>CO 5: Des</li> <li>CO 6: Eva</li> </ul>	l completion of the co juire idea about the di derstand the character ntify the basic steps o alyze the static and dy ign and implementati luate the performance	igital IC desi ristics of CM f ASIC Desi rnamic chara ion of combi e of CMOS	gn technique OS inverter. gn Flow and acteristics of C national and circuits.	s. fabrication pi CMOS circuit	s.		
Topics Covered	Historical perspension hierarchy, concerpackaging technology industry: System micron Technology Module II. Mandule III. AS ASIC and SoC, Construction of GATE level syntiming analysis, verification, extra Module IV. Construction of GATE level syntiming analysis, verification procediagram, full-custom Module V. Mandule V. Module VI.	MOS Process Technologies flow- basic step stom mask layout des OS Inverter- Static verter, inverter with the OS Inverters- Switch nitions, calculation of interconne	VLSI design dularity, and an automation automation automation assues.  Ory [L - 4; To semicondum non-linear In a semicondum non-l	n methodolod locality, VI Frends in VL Frends in V Frends in V Frends in V Frends in V Frends in	LSI design structure, SI Design & stems: basic of structure, DC transfer sing, functionally occass, layout timin extraction, process, layout structure, stru	yles, design its research concepts. Description Long-characterism al verificating verificating verificating the layout design rules effects [Let design with the layout the layo	on quality issues i leep Submed I-tics, submed I-ti	

Module VIII. Sequential CMOS logic circuits [L -7; T -0]

	Behavior of bi-stable elements, SR latch circuits, clocked latch and flip-flop circuits, CMOS D-latch and edge-triggered flip-flop. Timing path, Setup time and hold time static, example of setup and hold time static, setup and hold slack, clock skew and jitter, Clock, reset and power distributions.
	Total Contact Hours: (L=42, T=0)= 42
Text Books, and/or Reference Material	<ol> <li>Text Books:         <ol> <li>N. H. E. Weste and C. Harris, "Principles of CMOS VLSI Design: A System Perspective", 3rd Edition, Pearson Education 2007.</li> <li>Sung-Mo Kang, Yusuf Leblebici, Chulwoo Kim, "CMOS Digital Integrated Circuits", 4th edition, McGraw-Hill, 2018.</li> </ol> </li> </ol>
	<ul> <li>Reference Books:</li> <li>1. Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits: A Design Perspective", 2nd Edition, Pearson Education, 2009.</li> </ul>

	MT/EC1013: Digital IC Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
СО	CO Statement Program Outcomes									
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Acquire idea about the digital IC design techniques.	1	1	2	2	3	2			
CO2	Understand the characteristics of CMOS inverter	1	1	2	2	3	1			
CO3	Identify the basic steps of ASIC Design Flow and fabrication process.	1	1	2	3	3	3			
CO4	Analyze the static and dynamic characteristics of CMOS circuits	2	1	2	3	3	1			
CO5	Design and implementation of combinational and sequential circuits	1	1	2	3	3	2			
CO6	Evaluate the performance of CMOS circuits	1	1	2	3	3	1			
Average 1.17 1 2 2.67 3							1.67			

Course Outcomes  After the completion of the course, the student will be able to  • CO 1: Outline the basics of semiconductor crystal properties and growth process of Silicon wafer  • CO 2: Identify the fundamentals of IC fabrication  • CO 3: Illustrate the different methods involved in VLSI fabrication process  • CO 4: Appreciate the advanced methods involved in IC fabrication  • CO 5: Build the knowledge of process integration-NMOS, CMOS  Topics  Module I. Introduction [L - 2; T - 0]  History of IC's; Operation & Models for Devices of Interest: CMOS and MEMS, Front End of Line (FEOL), Back End of Line (BEOL)  Module II. Electronic Materials and Clean Room Environment [L - 3; T - 0]  Crystal Structures, Defects in Crystals, Si, Poly Si, Si Crystal Growth, Definition of clean room, Need of Clean Room, RCA cleaning of Si.  Module III. Oxidation [L - 5; T - 0]  Dry and Wet Oxidation, Kinetics of Oxidation, Oxidation Rate Constants, Dopant Redistribution, Oxide Charges, Device Isolation, LOCOS, STI, Oxidation System.  Module IV. Lithography [L - 5; T - 0]  Overview of Lithography, Radiation Sources, Masks, Photoresist, Components of Photoresist Optical Aligners, Resolution, Depth of Focus, Advanced Lithography: E-beam Lithography, X-ray Lithography, Ion Beam Lithography.  Module V. Diffusion and Ion Implantation [L - 7; T - 0]  Pre-Deposition and Drive-in Diffusion Modeling, Dose, 2-Step Diffusions, System. Problems in Thermal Diffusion, Series Resistance, Junction Depth, Irvin's Curves, Diffusion System. Problems in Thermal Diffusion, Advantages of Ion Implantation (L - 7; T - 0)  Physical Vapor Deposition: Thermal evaporation, Resistive Evaporation, Electron beam evaporation, Laser ablation, Sputtering. Chemical Vapor Deposition: Advantages and disadvantages of Chemical Vapor deposition (CVD) techniques over PVD techniques; reaction types, Boundaries and Flow, Different kinds of CVD techniques: APCVD, LPCVD, Metallorganic CVD (MOCVD), Plasma Enhanced CVD etc.  Module VII. Etching [L - 2; T - 0]  Anisotropy, Sele		Departme	ent of Electronics &	Communic	ation Engin	eering						
Course Code    Course Code   Course   Electives (PEL)   C.   C.   C.   C.   C.   C.   C.   C			Program Core		Total conta	ct hours : 42						
Course Outcomes  After the completion of the course, the student will be able to  • CO 1: Outline the basics of semiconductor crystal properties and growth process of Silicon wafer  • CO 2: Identify the fundamentals of IC fabrication • CO 3: Illustrate the different methods involved in VLSI fabrication process • CO 4: Appreciate the advanced methods involved in IC fabrication • CO 5: Build the knowledge of process integration-NMOS, CMOS  Topics  Topics  Module I. Introduction [L - 2; T - 0]  History of IC's; Operation & Models for Devices of Interest: CMOS and MEMS, Front End of Line (FEOL), Back End of Line (BEOL)  Module II. Electronic Materials and Clean Room Environment [L - 3; T - 0]  Crystal Structures, Defects in Crystals, Si, Poly Si, Si Crystal Growth, Definition of clean room, Need of Clean Room, RCA cleaning of Si.  Module III. Oxidation [L - 5; T - 0]  Dry and Wet Oxidation, Kinetics of Oxidation, Oxidation Rate Constants, Dopant Redistribution, Oxide Charges, Device Isolation, LOCOS, STI, Oxidation System.  Module IV. Lithography [L - 5; T - 0]  Overview of Lithography, Radiation Sources, Masks, Photoresist, Components of Photoresist Optical Aligners, Resolution, Depth of Focus, Advanced Lithography: E-beam Lithography, X-ray Lithography, Ion Beam Lithography.  Module V. Diffusion and Ion Implantation [L - 7; T - 0]  Pre-Deposition and Drive-in Diffusion Modeling, Dose, 2-Step Diffusions, Successive Diffusion, Lateral Diffusion, Advantages of Ion Implantation, Applications in IcS, Ion Implantation System, Mask, Energy Loss Mechanisms, Depth Profile, Range & Straggle, Lateral Straggle, Dose, Junction Depth, Ion Implantation Damage, Post Implantation Annealing, Multi Energy Implantation.  Module VI. Thin Film Deposition [L - 6; T - 0] Physical Vapor Deposition: Thermal evaporation, Resistive Evaporation, Electron beam evaporation, Laser ablation, Sputtering. Chemical Vapor Deposition: Advantages and disadvantages of Chemical Vapor deposition (CVD) techniques over PVD techniques; APCVD, LPCVD, Metallo	Course Code		(PCR) /		Tutorial	Practical		Credit				
Outcomes  • CO 1: Outline the basics of semiconductor crystal properties and growth process of Silicon wafer  • CO 2: Identify the fundamentals of IC fabrication  • CO 3: Illustrate the different methods involved in VLSI fabrication process  • CO 4: Appreciate the advanced methods involved in IC fabrication  • CO 5: Build the knowledge of process integration-NMOS, CMOS  Topics  Covered  Module I. Introduction [L - 2; T - 0] History of IC's; Operation & Models for Devices of Interest: CMOS and MEMS, Front End of Line (FEOL), Back End of Line (BEOL)  Module II. Electronic Materials and Clean Room Environment [L - 3; T - 0] Crystal Structures, Defects in Crystals, Si, Poly Si, Si Crystal Growth, Definition of clean room, Need of Clean Room, RCA cleaning of Si.  Module III. Oxidation [L - 5; T - 0] Dry and Wet Oxidation, Kinetics of Oxidation, Oxidation Rate Constants, Dopant Redistribution, Oxide Charges, Device Isolation, LOCOS, STI, Oxidation System.  Module IV. Lithography [L - 5; T - 0] Overview of Lithography, Radiation Sources, Masks, Photoresist, Components of Photoresist Optical Aligners, Resolution, Depth of Focus, Advanced Lithography: E-beam Lithography, X-ray Lithography, Ion Beam Lithography.  Module V. Diffusion and Ion Implantation [L - 7; T - 0] Pre-Deposition and Drive-in Diffusion Modeling, Dose, 2-Step Diffusions, Successive Diffusion, Lateral Diffusion, Series Resistance, Junction Depth, Irvin's Curves, Diffusion System. Problems in Thermal Diffusion, Advantages of Ion Implantation, Applications in ICs, Ion Implantation System, Mask, Energy Loss Mechanisms, Depth Profile, Range & Straggle, Lateral Straggle, Dose, Junction Depth, Ion Implantation Damage, Post Implantation Annealing, Ion Channeling, Multi Energy Implantation.  Module VI. Thin Film Deposition: Thermal evaporation, Resistive Evaporation, Electron beam evaporation, Laser ablation, Sputtering, Chemical Vapor Deposition: Advantages and disadvantages of Chemical Vapor deposition (CVD) techniques: APCVD, LPCVD, Metallorganic CVD (MOCVD)	MT/EC2011		PEL	EL 3 0 0 3								
Topics Covered  Module I. Introduction [L - 2; T - 0] History of IC's; Operation & Models for Devices of Interest: CMOS and MEMS, Front End of Line (FEOL), Back End of Line (BEOL)  Module II. Electronic Materials and Clean Room Environment [L - 3; T - 0] Crystal Structures, Defects in Crystals, Si, Poly Si, Si Crystal Growth, Definition of clean room, Need of Clean Room, RCA cleaning of Si.  Module III. Oxidation [L - 5; T - 0] Dry and Wet Oxidation, Kinetics of Oxidation, Oxidation Rate Constants, Dopant Redistribution, Oxide Charges, Device Isolation, LOCOS, STI, Oxidation System.  Module IV. Lithography [L - 5; T - 0] Overview of Lithography, Radiation Sources, Masks, Photoresist, Components of Photoresist Optical Aligners, Resolution, Depth of Focus, Advanced Lithography: E-beam Lithography, X-ray Lithography, Ion Beam Lithography.  Module V. Diffusion and Ion Implantation [L - 7; T - 0] Pre-Deposition and Drive-in Diffusion Modeling, Dose, 2-Step Diffusions, Successive Diffusion, Lateral Diffusion, Advantages of Ion Implantation, Applications in ICs, Ion Implantation System, Mask, Energy Loss Mechanisms, Depth Profile, Range & Straggle, Lateral Straggle, Dose, Junction Depth, Ion Implantation Annealing, Ion Channeling, Multi Energy Implantation.  Module VI. Thin Film Deposition: [L - 6; T - 0] Physical Vapor Deposition: Thermal evaporation, Resistive Evaporation, Electron beam evaporation, Laser ablation, Sputtering. Chemical Vapor Deposition: Advantages and disadvantages of Chemical Vapor deposition (CVD) techniques over PVD techniques, reaction types, Boundaries and Flow, Different kinds of CVD techniques: APCVD, LPCVD, Metallorganic CVD (MOCVD), Plasma Enhanced CVD etc.  Module VII. Etching [L - 2; T - 0] Anisotropy, Selectivity, Wet Etching, Plasma Etching, Reactive Ion Etching.	Course Outcomes	<ul> <li>CO 1: Out waf</li> <li>CO 2: Ider</li> <li>CO 3: Illu</li> <li>CO 4: App</li> </ul>	line the basics of seme er ntify the fundamental strate the different m preciate the advanced	ls of IC fabric ethods involved methods involved	rystal proper cation ved in VLSI volved in IC	ties and growt fabrication pro fabrication	-	of Silicon				
Madula VIII Matallination/Interconstruction 5. To 01	Topics Covered	Module I. In History of IC's; Line (FEOL), Ba  Module II. El Crystal Structure Need of Clean R  Module III. Or Dry and Wet Oxi Oxide Charges, I  Module IV. Li Overview of Lit Optical Aligners ray Lithography,  Module V. Di Pre-Deposition a Lateral Diffusion in Thermal Diffusion in	ctroduction [L – 2; Toperation & Models ack End of Line (BE) cetronic Materials acts, Defects in Crystal acts, Charles and Flow, Radiation [L – 5; Toperated acts of Obevice Isolation, LO acts of Obevice Isolation, LO acts of Obevice Isolation, Depth acts of Obevice Isolation, Series Resistance, Susion, Advantages of Energy Loss Mechan Depth, Ion Implantation plantation.  Sin Film Deposition Deposition: Therm are ablation, Sput acts of Chemical Vapor defects and Flow, Diff VD (MOCVD), Plass others [L – 2; T - 0]	for Devices OL)  and Clean R s, Si, Poly Si of Si.  COS, STI, O  Cos,	of Interest: ( oom Enviro , Si Crystal ( idation Rate exidation Sys asks, Photor vanced Lithe 2-7; T - 0] Dose, 2-Step th, Irvin's Cutation, Appl Profile, Rai Post Implan  ion, Resisti mical Vapo (D) techniques of CVD il CVD etc.	CMOS and MI  comment [L – 3  Growth, Definition  Constants, Dostem.  Constants, Dostem	pant Redis  pant Redis  ments of Plant Lithog  uccessive I  on System.  s, Ion Imple, Lateral ing, Ion Ch  on, Electre : Advantatechniques APCVD,	an room, tribution, hotoresist raphy, X- Diffusion, Problems blantation Straggle, anneling, on beam ages and , reaction				
Module VIII. Metallization/Interconnects [L – 5; T - 0]		Module VIII. M	[eta]]jzation/Interco	nnects [L =	5: T - 01							

	Overview of Interconnects, Contacts, Metal gate/Poly Gate, Metallization, Problems in
	Aluminum Metal contacts, Al spike, Electromigration, MetalSilicides, Cu metal lines, Multi-
	Level Metallization, Planarization, Inter Metal Dielectric.
	Module IX. Etching [L – 7; T - 0]
	NMOS, CMOS process, SOI process, 3D IC Process, Packaging.
	Total Contact Hours: (L=42, T=0)= 42
Text Books,	Text Books:
and/or	1. S. M. Sze, "VLSI Technology", 2nd Edition, McGraw Hill, 2003.
Reference	2. S. K. Gandhi, "Silicon Process Technology", 2nd Edition, Wiley India, 2009.
Material	
	Reference Books:
	1. J. Plummer, M. Deal and P. Griffin, "Silicon VLSI Technology", 1st Edition, Pearson
	Education, 2009.
	2. S. M. Sze and May, "Fundamentals of Semiconductor Fabrication", 2nd Edition, Wiley,
	2004.

	MT/EC2011: VLSI Technology [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
СО	Statement Program Outcomes PO1 PO2 PO3 PSO1 PSO2 PSO3									
CO1	Outline the basics of semiconductor crystal properties and growth process of Si wafer.	1	1	3	2	1	1			
CO2	Identify the fundamentals of IC fabrication.	1	1	3	3	2	1			
CO3	Illustrate the different methods involved in VLSI fabrication process	2	2	3	2	3	1			
CO4	Appreciate the advanced methods involved in IC fabrication.	2	2	3	3	3	1			
CO5	CO5 Build the knowledge of process integration-NMOS, CMOS. 3 3 3 1									
	Average 1.8 1.8 3 2.6 2.4 1									

	Departme	ent of Electronics &	Communic	ation Engine	eering						
G G 1	Title of the	Program Core			ct hours : 56		G. II.				
Course Code	course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit				
MT/EC2012	VLSI System Design	PCR	3	1	0	4	4				
Corrego	After the compl	etion of the course, t	na student w	ill be able to							
Course Outcomes	<ul> <li>CO 1: Und</li> <li>CO 2: Lea</li> <li>CO 3: Und</li> <li>CO 4: Ider</li> <li>CO 5: Des diff</li> <li>CO 6: Eva</li> <li>Module I.</li> </ul>	<ul> <li>CO 2: Learn about static timing analysis and design constraints.</li> <li>CO 3: Understand the design for testability flows.</li> <li>CO 4: Identify and interpret the design towards realizing VLSI design.</li> <li>CO 5: Design and analyse the performance (speed, power) of VLSI circuits and design for different specifications.</li> <li>CO 6: Evaluate and design of memory cell.</li> <li>Module I. Overview of VLSI System Design [L - 2; T - 0]</li> </ul>									
Covered	VLSI System der research issues in concepts. Deep S  Module II. Block specification process and opera annotation & sime sime sime sime series of systems and the systems and the systems and systems and the systems are systems and the systems are systems	sign methodologies, in industry: System of ub-micron Technologies, in industry: System of ub-micron Technologies, in industry: System of ub-micron Technologies, in industry: System of constraints and Staynchronous static time. Asynchronous static time Asynchronous and synts for a design in SD analysis; timing reposed in the synchronous and synts for a design in SD analysis; timing repose Semiconductor Meny and types; SRAM Marray design and interface, charge pumperations of NVM; Canda Design for Testabil DFT, DFT directory Mapping, Scan mapologic, ATPG, DFT for Schematic design in the synchronous	VLSI design ase studies. gies: Some I [L – 6; T - 1] in entry, netling with DRC/L edone with processing setup of the concentrate of the concentrat	a flow, Rece Design auto Design Issues  I st generation VS clean, pa arasitic infor  Analysis [L & hold timin locks, crossi sign objects, ous static tim -8; T - 2] zation and d straints, DR ile memory c ch speed mem  I - 2] FT rule chece chain connect  -5; T - 3] st generation VS clean, pa arasitic infor	nt Trends in Ymation of VI.  n and simulate rasitic extraction, Concernation, Concerna	ion, simulation for R & epts of PCI & false patains & clocaints, environments, memory address deciple and optage memoral for R & epts of PCE	ation for C, back ELL.  hs, clock ek gating; onmental eead and ecoding, peration, ry.  ng DFT d cores, ation for C, back ELL.				

	& timing checks, interconnection architectures.
	Total Contact Hours: (L=42, T=14)= 56
Text Books,	Text Books:
and/or	1. N. H. E. Weste and C. Harris, "Principles of CMOS VLSI Design: A System Perspective",
Reference	3rd Edition, Pearson Education 2007.
Material	2. Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, " <i>Digital Integrated Circuits: A Design Perspective</i> ", Second Edition, Pearson Education, 2016.
	Reference Books:
	1. Michael L. Bushnell, Vishwani D. Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers 2002.
	<ol> <li>Sung-Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits", 3rd edition, Tata McGraw-Hill, 2003.</li> </ol>

	MT/EC2012: VLSI System Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	Program Outcomes									
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Understand the full custom and semicustom design flow.	1	1	2	2	3	2			
CO2	Learn about static timing analysis and design constraints.	1	1	2	2	3	1			
CO3	Understand the design for testability flows.	1	1	2	3	3	3			
CO4	Identify and interpret the design towards realizing VLSI design.	2	1	2	3	3	1			
CO5	Design and analyse the performance (speed, power) of VLSI circuits and design for different specifications.	1	2	2	3	3	3			
CO6	Evaluate and design of memory cell.	2	1	2	3	3	3			
	Average 1.33 1.17 2 2.67 3 2.67									

## **A. Core Laboratories**

	Departmen	nt of Electronics and	Communica	tion Engine	ering					
Course	Title of the course	Program Core	Total Nur	nber of conta	ct hours		Credit			
Code		(PCR) / Electives	Lecture	Tutorial	Practical	Total				
		(PEL)	(L)	(T)	(P)	Hours				
			0	0	4	4	2			
MT/EC1061	Analog IC Design	Core (Lab)								
	Lab									
]										
Course	After going through	n the course, student w	vill be able to							
Outcomes		CAD tools (Cadenc			nalog blocks	in Modern	1 CMOS			
	process.									
	CO2: Determine	• CO2: Determine the characteristics of active/ & passive devices for modeling and analysis.								
		nte various performanc				R. Power Di	ssipation			
		ise Margin with respec			, ,	,	I			
		the effect of process			rlo simulation					
Topics	List of experiment									
Covered/	1. Determina	ation of NMOS and PN	AOS characte	eristics						
Syllabus	2. Determina	tion of NMOS and PN	MOS device p	oarameter (V	$_{T0}$ , k', $\lambda$ , $\gamma$ , SS	)				
	3. Simulation	n of NMOS and PMOS	S Resistive L	oad Inverter.						
		n of CMOS Inverter ar				ver				
	5. Design of	a voltage reference an	d simple, Ca	scode curren	t mirror					
		simulation of Commo	n Source Am	plifier						
		n of Ring Oscillator.								
	l .	rlo Simulation and pro								
Text/		vi , "Design of Analog	CMOS Integ	grated Circui	ts", McGraw-	Hill				
Reference	2. Cadence Tuto									
Materials	https://nano.v	https://nano.wiki.ifi.uio.no/Cadence-Tutorial-English-cadence_6.1.6								

	MT/EC1061: Analog IC Design Lab [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]								
СО	Statement	Program Outcomes							
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3		
CO1	Operate CAD tools (Cadence/Mentor) to simulate Analog blocks in Modern CMOS process.	3	1	2	2	2	1		
CO2	Determine the characteristics of active/ & passive devices for modeling and analysis.	1	1	3	3	3	1		
CO3	Design an inverter (and other basic gates) based on the given specifications.	2	2	3	3	3	1		
CO4	Optimize a Differential amplifier to meet the target specification	3	1	2	2	2	1		
CO5	Appreciate various performance metrics like CMRR, ICMR, PSRR, SR, Power Dissipation, Delay, and Noise Margin with respect to design variables.	1	1	3	3	3	1		
CO6	Examine the effect of process variation using Monte Carlo simulation	3	1	2	2	2	2		
•	Average	2	1.2	2.6	2.6	2.6	1		

	Departme	nt of Electronics and	Communica	tion Engine	ering				
Course	Title of the course	Program Core	Total Nun	nber of conta	ct hours		Credit		
Code		(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)#	Total Hours			
MT/EC1062	Digital IC Design Lab	Core (Lab)	0	0	4	4	2		
Course Outcomes	• CO2: Explain	a CMOS inverter to me the CAD tool flow for	Physical des	sign of digital	l circuits.				
	<ul><li>CO4: Design a</li><li>CO5: Evaluate</li></ul>	Analyze the impact of device sizes in the implementation of CMOS circuits.  Design and implementation of combinational and sequential circuits  Evaluate the performance of CMOS digital circuits.  Draw the Layout of CMOS Circuits							
Topics Covered	<ol> <li>Design an</li> <li>Design an</li> <li>Design an</li> <li>Design an transistor</li> <li>Design at</li> <li>Design at</li> <li>Design an</li> <li>Design an</li> <li>Design an</li> <li>Design an</li> <li>Design an</li> <li>Design at</li> <li>Draw the</li> </ol> Note: The simulat experiments, stud	<ol> <li>List of experiments:         <ol> <li>Design and plot the static (VTC) characteristics of CMOS inverters.</li> <li>Design and plot the dynamic characteristics of CMOS inverters.</li> <li>Design and simulation of CMOS i) NAND, ii) NOR and ii) XOR gates.</li> </ol> </li> <li>Design and implementation of CMOS transmission gate and logic circuits using pass transistor logic (PTL).</li> <li>Design a two-phase non-overlapping clock generator.</li> <li>Design and implementation of dynamic and domino logic circuits.</li> <li>Design and simulation of FFs (D, T, Master-slave) using pass transistors.</li> <li>Design a 6T SRAM Cell and measure its characteristics.</li> </ol>							
Text Books and/or Reference Material	, Suggested Text Bo 1. Eric Brunva Edition, Pea 2. Jan M. Raba		o Design with	n Cadence an	ed Synopsys C. Digital Integr	AD Tools",	2nd		

	MT/EC1062: Digital IC Design Lab [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	Statement	701			m Outcome					
		PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Design a CMOS inverter to meet the given specifications.	3	1	2	2	2	1			
CO2	Explain the CAD tool flow for Physical design of digital circuits.	1	1	3	3	3	1			
CO3	Analyze the impact of device sizes in the implementation of CMOS circuits.	2	2	3	3	3	1			
CO4	Design and implementation of combinational and sequential circuits	2	2	3	3	3	1			
CO5	Evaluate the performance of CMOS digital circuits.	2	2	3	3	3	1			
CO6	Draw the Layout of CMOS Circuits	2	2	3	3	3	1			
	Average	2	1.6	2.8	2.8	2.8	1			

	Departmen	nt of Electronics and	Communica	tion Engine	ering				
Course	Title of the course	Program Core	Total Nur	nber of conta	act hours		Credit		
Code		(PCR) / Elective (PEL)		Lecture Tutorial (L) (T)		Total Hours			
MT/EC2061	VLSI System Design Lab	Core-Lab	0	0	4	4	2		
Course Outcomes	CO1: Employ	CAD tools to carry ou				approach	,		
Outcomes	<ul><li>CO3: Design 0</li><li>CO4: Design a</li><li>CO5: Evaluate</li></ul>	<ul> <li>CO3: Design Opamps to meet any given specification.</li> <li>CO4: Design and implementation of various components of a processor.</li> <li>CO5: Evaluate the performance of VLSI Designs.</li> </ul>							
Topics Covered/ Syllabus	1. Generation 2. Design and 3. Design of 4. Design of 5. Design and 6. Design and 7. Design and 8. Design and 9. Design and	List of experiments:  1. Generation of gm/ID plots for various Channel lengths. 2. Design and optimize a two stage Opamp. 3. Design of Band-gap reference Circuit. 4. Design of 8 bit Flash ADC and measure its DNL, INL etc. 5. Design and implementation of ALU and ALU Controller. 6. Design and implementation of Sequence Controller. 7. Design and implementation of Multiplexer and Program Counter. 8. Design and implementation of Concentration, Combinational and shift-by-2 modules. 9. Design and implementation of RAM and Register files.							
10. Design and implementation of State Register and Sign-Extend Modules.  1. B. Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill Education, 2002  2. Allan Hastings, "The Art of Analog Layout", Prentice Hall, Second Edition, 2005.  3. N. H. E. Weste and C. Harris, "Principles of CMOS VLSI Design: A System Perspective", Edition, Pearson Education 2007.									

	MT/EC2061: VLS	·	Ü		omes (PO	<b>9</b> s)]	
СО	Statement		_	Prograi	n Outcom	es	
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3
CO1	Employ CAD tools to carry out Mixed Signal Design using bottom up approach	1	1	2	3	3	1
CO2	Illustrate gm/ID plots and its use in Analog Circuit Design	2	2	2	3	3	1
CO3	Design Opamps to meet any given specification	2	2	2	3	3	1
CO4	Design and implementation of various components of a processor	3	2	3	3	3	1
CO5	Evaluate the performance of VLSI Designs.	3	3	3	3	3	2
	Average	2.2	2	2.4	3	3	1.2

## **B.** Electives

	Departmen	nt of Electronics and (	Communica	tion Enginee	ring		
Course	-	Program Core			ct hours: 57		
Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit
MT/EC90 30	Error Control Coding	PEL	3	1	0	4	4
Course Outcomes	<ul><li>CO2: Unders</li><li>CO3: Learn</li><li>CO4: Analyz</li><li>CO5: Differe</li></ul>	e idea about different to stand generator matrix LDPC, BCH, RS and To e and mitigate errors in tiate between differe 8; T-2)	, encoding ar Turbo codes. In channels.	nd decoding o			
Covered	Introduction to Line  Module II. (L - Binary Linear Bloc properties of linear  Module III. (L - Cyclic Codes: Alge  Module IV. (L - BCH Codes: Prop  Module V. (L - Reed Solomon (RS  Module VI. (L - Convolution Codes probability.  Module VII. (L - LDPC Codes: Defin Graph, Decoding, I	ear Algebra: Group, Ri  19; T- 3)  k Codes: Generator and block codes, Hamming  16; T- 3)  debraic description, Encodes, Encoding and Description, Description, Encoding and Description, Encoding  13; T- 1)  13; T- 1)  15; Definition, Encoding  15; T- 1)  16; T- 1)  17; T- 2)  18; Definition, Encoding  19; T- 1)  19; Definition, Encoding	d Parity Check g Code.  Description of Recording of Recording and Second	ck Matrices, laccoding of Cy S codes. State represent	relic codes.	i decoding,	Error
Text Books, and/or Reference Material	1. Shu Lin a applicatio	nd Daniel. J. Costello .  ns: 2 <sup>nd</sup> Ed., Pearson Is ira and P. G. Farrel, Es	ndia, New D	ntrol Coding elhi, 2010.	; Fundamenta	ls and	

### **Reference Books:**

1. Todd.K. Moon, *Error Correction Coding: Mathematical Methods and Algorithm*, 1stEd., Wiley India, New Delhi, 2005.

	MT/EC9038: Error Control Coding (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
g o	g			Progra	am Outcon	nes				
CO	Statement	PO1	PO2	PO3	PSO 1	PSO 2				
CO 1	Acquire idea about different types of error control coding techniques.	3	1	1	3	2	1			
CO 2	Understand generator matrix, encoding and decoding of different codes.	2	2	2	3	1	2			
CO 3	Learn LDPC, BCH, RS and Turbo codes.	2	2	1	3	1	2			
CO 4	Analyze and mitigate errors in channels.	3	1	3	3	1	1			
CO 5	Differentiate between different coding strategies.	1	1	2	3	2	2			
	Average	2.2	1.4	1.8	3.0	1.4				

	Department of Electronics and Communication Engineering									
G	Title of the course	Program Core								
Course Code		(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit			
MT/EC90 31	Digital Signal Processing & Application	Electives (PEL)	3	1	0	4	4			
)										

#### Course Outcomes

On successful completion of this course, students should have the skills and knowledge to:

- CO1: Analyse a given signal or system using tools such as Fourier transform and z-transform to know the property of a signal or system.
- CO2: Process signals to make them more useful; and how to design a signal processor for a given
  problem, construct simple IIR and FIR filter.
- CO3: Design and Analysis of various types of Analog Butterworth and Chebyshev Filters
- **CO4:** Design methods to convert analog filters into digital filters.
- CO5: Perform Frequency transformations in Analog and Digital domains. Realization of Digital FIR and IIR Filter Structure.
- **CO6:** Describe the operation of adaptive systems

#### Topics Covered/ Syllabus

#### Module I. (L-1)

Introduction: reasons behind digital processing of signals, brief historical development, organization of the course. [CO#1]

#### Module II. (L-2)

Theory of discrete time linear system sequences, linear time invariant systems, causality, stability, difference equations, frequency response, discrete Fourier series, relation between continuous and discrete systems, Inverse Systems, Stability. [CO#1]

#### Module III. (L-2; T-1)

Z-transform: definition, properties of Z transform, system function, digital filter implementation from the system function, region of convergence in the Z plane, determining filter coefficients from the singularity locations, geometric evolution of Z transform in the Z plane, relationship between Fourier transform and Z transform, inverse Z transform. [CO#1]

#### Module IV. (L-3; T-1)

Transform technique: Fourier transform, its properties, inverse Fourier transform, discrete Fourier transform, properties of DFT, circular convolution, computations for evaluating the DFT, decimation in time and decimation in frequency, discrete Hilbert transform.

#### Module V. (L-5; T-2)

Digital filter structures: system describing equations, filter categories, All Pass Filters, Comb Filters, direct form I and II structures, cascade and parallel communication of second order systems, Polyphase representation of filters, linear phase FIR filter structures, Compensatory Transfer Functions, frequency sampling structure for the FIR filter. Test for Stability using All Pass Functions. [CO#1, 2]

#### Module VI. (L-5; T-2)

IIR filter design techniques: Analog Filter Design, Analog Butterworth lowpass filter design techniques, Analog Chebyshev LPF, Design methods to convert analog filters into digital filters, frequency transformation for converting lowpass filters into other types, all-pass filters for phase response compensation. [CO#2, 3]

#### Module VII. (L-5; T-2)

Digital Filter Structures: IIR Realizations, All Pass Realizations, FIR and IIR Lattice Synthesis, IIR Design by Bilinear Transformation, Digital to Digital Frequency Transformation. [CO#2, 3,4]

#### Module VIII. (L-5; T-1)

FIR filter design techniques: Windowing method for designing FIR filters, DFT method for approximating the desired unit sample response, combining DFT and window method for designing FIR filter, frequency sampling method for designing FIR filter [CO#2, 3]

#### Module IX. (L-5; T-2)

FFT- Derivation of the Radix-2 FFT: Describe the purpose of the Fast Fourier Transform (FFT) and explain its relationship with DFT, Outline the Fast Fourier Transform (FFT) in mathematical form using twiddle factors, Explain the properties of twiddle factors, Describe how the N-point sequence can be decomposed into N/2-point sequences and how the Discrete Fourier Transform (DFT) can be calculated, Explain the relationship between N-point DFT with N/2-point DFT of even and odd values of the signal, Outline the benefits of the radix method for FFT and its computational savings. [CO#1,2]

#### Module X. (L-3: T-1)

Adaptive Filters - Prediction and System Identification: Describe the characteristics of adaptive systems, Explain the functionality and operation of a closed-loop configuration involving adaptive filters, Explain the functionality and operation of a prediction configuration and system identification configuration involving adaptive filters, Outline applications for the system identification configuration with adaptive filters. [CO#5]

#### Module XI. (L-3; T-1)

Adaptive Filters - Equalization and Noise Cancellation: Explain the operation of the equalization configuration and the noise cancellation configuration involving adaptive filters, Outline applications for the equalization and noise cancellation configurations with adaptive filters, and Explain how noise cancellation works through adaptive filters. [CO#4,5]

#### Module XII. (L-3; T-1)

Adaptive Filters - Adaptive FIR filter and the LMS algorithm: Outline the operations of a basic adaptive Finite Impulse Filter (FIR) filter system in mathematical form, Explain the cost function of an adaptive Finite Impulse Filter (FIR) filter system, Outline the concept and purpose of the Steepest Descent and the Least Means Squares (LMS) algorithm, Discuss the pros and cons of using the LMS algorithm for adaptive FIR filtering. [CO#2, 3, 4, 5]

#### **Total Contact Hours: (L=42, T=14)= 56**

#### Text Books:

- Alan V. Oppenheim, Ronald W. Schafer, and John R. Buck, "Discrete-Time Signal Processing", Second Edition, Pearson Education India.
- 2. John G. Proakis, Dimitris G. Manolakis, and D Sharma, "Digital Signal Processing: Principles", Algorithms and Applications, 3rd Edition, Pearson Education India.
- Richard G. Lyons, "Understanding Digital Signal Processing", Prentice Hall, 1996. ISBN: 0201634678.
- 4. Sanjit K. Mitra, "Digital Signal Processing: A Computer Based Approach", McGraw-Hill Higher Education
- 5. Tarun Kumar Rawat, "Digital Signal Processing", Oxford University Press, ISBN: 9780198081937
- 6. Donald S. Reay, "Digital Signal Processing Using the ARM Cortex M4 Paperback".

#### Text Books, and/or Reference Materials

#### Reference Books/Materials:

- 1. S. W. Smith, "The Scientist and Engineer's and Guide to Digital Signal Processing", California Technical Publishing, 1997. ISBN: 0-9660176-3.
- Vinay K. Ingle, John G. Proakis, "Digital Signal Processing using MATLAB," Brooks/Cole-Thomson Learning
- 3. https://nptel.ac.in/courses/117/102/117102060/
- 4. Digital Signal Processing using Arm Cortex-M based Microcontrollers: Theory and Practice https://www.arm.com/resources/education/textbooks/dsptextbook

#### MT/EC9031: Digital Signal Processing & Application (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)] **Program Outcomes** CO **Statement PSO PSO PSO** PO 2 **PO3 PO 1** 1 2 3 3 3 2 1 Analyse a given signal or system using tools 2 1 CO 1 such as Fourier transform and z-transform to know the property of a signal or system. 1 1 1 1 Process signals to make them more useful; 2 1 and how to design a signal processor for a CO 2 given problem, construct simple IIR and FIR filter. 2 2 Design and Analysis of various types of 3 3 3 3 CO 3 Analog Butterworth and Chebyshev filters. Design methods to convert analog filters into 3 3 2 2 2 3 CO 4 digital filters. Perform Frequency transformations in 3 3 2 3 3 3 CO 5 Analog and Digital domains. Realization of Digital FIR and IIR Filter Structure. 2 2.4 2 Average 2.6 2.6 1.8

<u> </u>		nt of Electronics and					G 113				
Code	Title of the course	Program Core (PCR)/Electives		tact hours:	•	T	Credit				
Code		(PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours					
/IT/EC9032	Detection and Estimation Theory	PEL	3	1	0	4	4				
)											
Course Outcomes Topics Covered	<ul> <li>applications to</li> <li>CO2: To fami</li> <li>CO3: To developrocessing alg</li> <li>Module I.</li> </ul>	<ul> <li>applications to Communication and Signal processing</li> <li>CO2: To familiarize students with Signal Detection Theory</li> <li>CO3: To develop required mathematical skills for design and implementation of statistical processing algorithm</li> <li>Module I. Random Signal and Random Process Basics(L - 4; T - 1)</li> </ul>									
Covered	Cauchy etc. Bivar Stationarity, Ergod  Module II. Class Introduction to significant to significa	Important probability distribution functions: Gaussian, Chi-square, Rayleigh, Rician, Student's Cauchy etc. Bivariate and Multivariate Distribution; Random Process, Correlation proper Stationarity, Ergodicity, Gaussian Process, Power Spectral Density  Module II. Classical Decision Theory (L – 6; T - 2)  Introduction to signal detection problems; Bayes Criterion: Binary Hypothesis testing, Maypothesis testing; Maximum Likelihood based Optimal detection, LRT( Likelihood ratio test performance. Neyman Pearson Criterion for optimal detection, Minimum probability of detector, Minimax Criterion  Module III. Detection of Deterministic signal (L – 4; T - 2)  Matched Filter Detection, Optimal detection for white and Nonwhite noise, Multiple Hypothesing;  Module IV. Detection of Random Signal (L – 5; T - 1)									
	Module V. Dete	Module V. Detection of Signal with unknown parameters (L – 5; T - 2) Composite Hypothesis Testing: Bayesian Approach and GLRT, Sinusoidal detection;									
	Introduction to si	Module VI. Minimum Variance Unbiased Estimation (L – 6; T - 2) Introduction to signal Estimation, Minimum variance unbiased estimator (MVUE), Unbiased estimators, MVUE Criterion, Cramer Rao Lower bound (CRLB); General CRLB for signals in white noise.									
	Bayesian Formulat	Module VII. Random parameter Estimation: (L – 6; T - 2) Bayesian Formulation, Minimum mean square error (MMSE) and MAP estimation, Linear MMSE estimation, Wiener and optimum MMSE Filtering;									
	Least squares esti	Module VIII. Non-Random Parameter Estimation: $(L-6; T-2)$ Least squares estimation, Best linear unbiased estimation (BLUE), Geometric interpretations, Maximum likelihood Estimation, Efficiency and consistency of estimators and asymptotic properties									
m 45 5	Trank D. J.			Total	Contact Hou	rs: (L=56,	T=0)= 56				
Text Books and/or Reference	<ol> <li>Text Books:</li> <li>Fundamentals of Statistical Signal Processing, (Vol 1 &amp; Vol 2), S.M. Kay, Pearson</li> <li>Detection, Estimation, and Modulation Theory, Part-1, VanTrees, Jhon Wiley</li> </ol>										

Material	Reference Books:
	Signal Detection and Estimation, Second Edition, Mourad Barkat Artech house.
	2. An Introduction to Signal detection and Estimation: H. Vincent Poor, Springer-Verlag

MT/EC9032: Detection and Estimation Theory (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	g, ,			Progra	m Outcom	es			
CO	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3		
CO 1	To familiarize students with Classical Statistical Inference Techniques and their applications to Communication and Signal processing	3	3	3	3	1	2		
CO 2 To familiarize students with Signal Detection Theory			3	3	3	1	2		
CO 3 To develop required mathematical skills for design and implementation of statistical signal processing algorithm			3	3	3	1	3		
	Average	3	3	3	3	1	2.33		

e of the course	Program Core	Total	NT 1 0									
e of the course	Code Title of the course (PCR)/Electives Lecture Tutorial Practical Total C											
Title of the course (PCR)/Elec (PEL)		Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit						
tistical Signal Processing	PEL	3	1	0	4	4						
CO2: To fami problems. CO3: Design	anding <b>statistical</b> modeliarize students with ap	plication of l	nypothesis te	sting to signal	and event	detection						
The filtering proble of develop linear act of development of statement of Lastic of development of develop	ation of a discrete-time models, Wold decompose, complex Gaussian tionary process through a Filters: (L – 3, T – 1 inear Optimum Filterinations (3L)  The Prediction: (L – 5, The ediction, Backward Liner filters, Autoregressiance Predictors, All-pole and of Steepest Descentives the descent algorithm, Steepest Descention of LMS algorithm and a for non-white inputs, for deterministic inputs and of Least Squares: (It is Squares Estimation pand Linear Least Squares)	lters, Adaptice Beamforms  odels(L – 6, destochastice osition, Asymprocess, Final a linear filter)  og, Principle description of the modelling, All-pass Later (L – 3, T – teepest description of the modelling of	on (3L), Leving of a station and applied to the LMS Fid LMS Adaptation all windowing ime-Average	an Ergodic Tharity of an autral Density ectrum estimate ality, minimum anson-Durbin Abnary random Wiener filter, at a correlation and correlation are Pseudo-inver	heorem, Cotoregressive and its process,	orrelation e process roperties nare error Properties Cholesky Examples S theory, regence of e, transfer						
Parties Mily Mily files Mily Mily Mily Mily Mily Mily Mily Mily	artial characteriza atrix, Stochastic atrix, Stochastic alle-Walker equal ansmission of star odule 3. Weine he statement of Liener-Hopf equal odule 4. Linear orward Linear Proprediction-erroractorization, Lattice odule 5. Methodasic idea of steeper odule 6. Least-ructure and oper mparison between the LMS algorithm and the codule 7. Methodatement of Least-ructure of Least-ructure and oper mparison between the LMS algorithm and the codule 7. Methodatement of Least-ructure and proach attement of Least-ructure and per manufacture and per manufa	artial characterization of a discrete-time atrix, Stochastic models, Wold decomposite-Walker eqns., complex Gaussian ansmission of stationary process through a dodle 3. Weiner Filters: (L – 3, T – 1 are statement of Linear Optimum Filterin iener-Hopf equations (3L)  **Odule 4. Linear Prediction: (L – 5, T) orward Linear Prediction, Backward Linear Prediction, Backward Linear Prediction, Cutorization, Lattice Predictors, All-pole and the statement of Steepest Descent asic idea of steepest descent algorithm, Sodule 6. Least-Mean-Square (LMS) are turned and operation of LMS algorithm and the LMS algorithm for non-white inputs, and approach for deterministic inputs and Least Squares: (I attement of Least Squares Estimation pormal Equations and Linear Least Squares Equations and Linear Least Squares.)	artial characterization of a discrete-time stochastic atrix, Stochastic models, Wold decomposition, Asymule-Walker eqns., complex Gaussian Process, It ansmission of stationary process through a linear filter odule 3. Weiner Filters: (L – 3, T – 1) he statement of Linear Optimum Filtering, Principle iener-Hopf equations (3L)  **Odule 4. Linear Prediction: (L – 5, T – 2)**  **Orward Linear Prediction, Backward Linear Prediction prediction-error filters, Autoregressive modelling actorization, Lattice Predictors, All-pole, All-pass Lattorization, Lattice Predictors, All-pole, All-pass Lattorization, Lattice Predictors, All-pole, All-pass Lattorization of Steepest Descent: (L – 3, T – asic idea of steepest descent algorithm, Steepest descent odule 6. Least-Mean-Square (LMS) Adaptive Firucture and operation of LMS algorithm and steepest descent algorithm.	atrix, Stochastic models, Wold decomposition, Asymptotic stationale-Walker eqns., complex Gaussian Process, Power Spectansmission of stationary process through a linear filter, Power spectansmission of stationary process through a linear filter, Power spectansmission of stationary process through a linear filter, Power spectansmission of stationary process through a linear filter, Power spectansmission of stationary process through a linear filter, Power spectation of Linear Optimum Filtering, Principle of Orthogonal inner-Hopf equations (3L)  **Odule 4.** Linear Prediction: (L – 5, T – 2)  **Orward Linear Prediction, Backward Linear Prediction (3L), Leving prediction-error filters, Autoregressive modelling of a stational activity of the stationary process of the Linear Codule 5. Method of Steepest Descent: (L – 3, T – 1)  **Odule 5.** Method of Steepest Descent: (L – 3, T – 1)  **Indication of Linear Line	artial characterization of a discrete-time stochastic process, Mean Ergodic T atrix, Stochastic models, Wold decomposition, Asymptotic stationarity of an aurale-Walker eqns., complex Gaussian Process, Power Spectral Density ansmission of stationary process through a linear filter, Power spectrum estimate and the statement of Linear Optimum Filtering, Principle of Orthogonality, minimum inner-Hopf equations (3L)  **Odule 4.** Linear Prediction: (L – 5, T – 2)** Doward Linear Prediction, Backward Linear Prediction (3L), Levinson-Durbin Aprediction-error filters, Autoregressive modelling of a stationary random actorization, Lattice Predictors, All-pole, All-pass Lattice Filter  **Odule 5.** Method of Steepest Descent: (L – 3, T – 1)** asic idea of steepest descent algorithm, Steepest descent applied to Wiener filter, odule 6.** Least-Mean-Square (LMS) Adaptive Filters: (L – 5, T – 2)** ructure and operation of LMS algorithm, LMS Adaptation algorithm, Statemarison between LMS algorithm and steepest descent algorithm, directionalize LMS algorithm for non-white inputs, Robustness of the LMS Filter, bounds and LMS algorithm for deterministic inputs, Normalized LMS Adaptive filters  **Odule 7.** Method of Least Squares: (L – 5, T – 2)** attement of Least Squares Estimation problem. Data windowing, Minimum stormal Equations and Linear Least Squares Filters, Time-Averaged correlation.	artial characterization of a discrete-time stochastic process, Mean Ergodic Theorem, Catrix, Stochastic models, Wold decomposition, Asymptotic stationarity of an autoregressivale-Walker eqns., complex Gaussian Process, Power Spectral Density and its pansmission of stationary process through a linear filter, Power spectrum estimation.  **Odule 3.** Weiner Filters: (L – 3, T – 1)** ne statement of Linear Optimum Filtering, Principle of Orthogonality, minimum mean-squiener-Hopf equations (3L)*  **Odule 4.** Linear Prediction: (L – 5, T – 2)** orward Linear Prediction, Backward Linear Prediction (3L), Levinson-Durbin Algorithm, I prediction-error filters, Autoregressive modelling of a stationary random process, actorization, Lattice Predictors, All-pole, All-pass Lattice Filter  **Odule 5.** Method of Steepest Descent: (L – 3, T – 1)** asic idea of steepest descent algorithm, Steepest descent applied to Wiener filter, stability, Experts and operation of LMS algorithm, LMS Adaptation algorithm, Statistical LM amparison between LMS algorithm and steepest descent algorithm, directionality of convete LMS algorithm for non-white inputs, Robustness of the LMS Filter, bounds on step size anction approach for deterministic inputs, Normalized LMS Adaptive filters						

	adaptive noise canceller, convergence analysis of the RLS algorithm, Robustness of RLS Filters
	<b>Module 9. Kalman Filters</b> : (L – 5, T – 2) Recursive MMSE for scalar random variables, Statement of the Kalman Filtering problem, The Innovations process, Estimation of the state using Innovations process, Filtering, Initial Conditions, Kalman Filter as the unifying basis for RLS Filters, Kalman Filter variants, the Extended Kalman Filter
	Total Contact Hours: (L=41, T=15)= 56
Text Books,	Text Books:
and/or	1. Fundamentals of Statistical Signal Processing: Estimation Theory - Steven M. Kay
Reference	2. Adaptive Filter Theory - Simon Haykin (Fourth Edition)
Material	
	Reference Books:
	1. Statistical Digital Signal Processing and Modeling - Monson H. Hayes
	<ol> <li>Probability, Random Variables and Stochastic Processes - Athanasios Papoulis and S. Unnikrishna Pillai</li> </ol>
	3. An Introduction to Statistical Signal processing, Gray and Davisson, Cambridge University Press

	MT/EC9033: Statistical Signal Processing [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
СО	St. Assessed			Progra	m Outcon	ies				
CO	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3			
CO 1	Understanding statistical models in the analysis of signals using Stochastic processes	3	2	3	3	1	2			
CO 2	To familiarize students with application of hypothesis testing to signal and event detection problems.	3	2	3	3	1	2			
CO 3	Design and development of optimum filters using classical and adaptive algorithms.	3	2	3	3	1	3			
	Average	3	2	3	3	1	2.33			

		Ι	Department of Elec	tronics and				T
Course	Title of	the	Program Core			ontact hours	s: 56	
Code	cours		(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit
MT/EC903	Image Process		PEL	3	1	0	4	4
Course O	utcomes	•	CO1: Understand CO2: Analyze dig					
		•		the application	ation of mo	rphological p	processing and seg	mentation ir
Topics Co	vered	Ima Geo Mo Gra ope: Ima Mo filte fund resa Mo Sho and tran Mo Red adaj	dule I. Digital Im ge acquisition, Sa metric transforms, dule II. Image Entry level intensity transforms (spatial and age Restoration [Ledel of image degradering, Periodic noise etion, Weiner filter impling.  dule III. Multi-restort time Fourier transform.  dule IV. Compress undancy, Entropy optive compression.  dule V. Morpholo	mpling, Que Convolution  hancement insforms, Hi frequency be reduction. Noise is reduction be reduction be reduction Images form, Wavalysis, Image ion and Encoding, Loss  gical Process	uantization, and Correla  [L - 6; T - Istogram pro ased)  e models, Re by frequency rained least relet function ge decompose  coding of In y compressi	Resolution, ation.  2] cocessing, Imagestoration in the domain filter squares filting [L - 5; T-n, Wavelet sesition and cormage [L - 6; on, Lossless  ; T - 1]	the presence of noise tring, Estimating the ering, Image interest.  2]  2]  2ries, Discrete wave impression using disert.  T-2]  compression, Qualification	smoothenin e only spatia e degradatio polation and elet transforr crete wavele
extraction.  Module VI. Image Segmentation: [L - 6; T - 2]  Detection of discontinuities, Edge linking and bound based segmentation, Segmentation by morphologic segmentation.  Module VII. Patterns in Images and their Applic Basics of features, Principal component analysis, Decinivariant feature transform, Histogram of oriented grad					2] d boundary of phological were application is, Decision to ted gradient.	watersheds, Use on $[L-4; T-2]$ tree and feature hier	ding, Regio f motion i rarchy, Scalo	
Text Book	xs, and /		xt Books:			Total Con	ntact Hours: (L=42)	

Material	2. A Das, Guide to Signals and Patterns in Image Processing-Foundations, Methods and Applications, 1st Edition, Springer, 2015.
	3. M Sonka, R Boyle, and V Hlavac, Digital Image Processing and Computer Vision,
	1st Edition, Cengage Learning India, 2008.
	Reference Books:
	1. K R Castleman, <i>Digital Image Processing</i> , 2nd Edition, Pearson India, 2011.
	2. S Sridhar, <i>Digital Image Processing</i> , 2nd Edition, Oxford University Press, 2016.

MT/EC9034: Image Processing (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]								
		Program Outcomes						
СО	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3	
CO 1	<b>Understand</b> image enhancement and restoration techniques	3	3	3	3	3	2	
CO 2	Analyze digital images through multiresolution techniques	3	3	3	3	3	2	
CO 3	Understand the application of morphological processing and segmentation in digital images	3	3	3	2	2	2	
CO 4	Interpret digital image recognition techniques	3	3	3	3	2	2	
	Average	3	3	3	2.75	2.5	2	

Course	Title of the course	nt of Electronics and Program Core		tact hours:			Credit
Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit
MT/EC9035	Queuing Theory for Telecommunication	PEL (Program Elective)	3	1	0	4	4
Course Outcomes Topics Covered	CO1: To understance CO2: To understance CO3: To develop ex Module I. Review Random variables, Bine variables, Moment Gen number, Transformation Module II. Poisson Exponential distribution distribution, Properties of independent Poisson,  Module III. Markov Discrete time Markov Markov Chains, Contin Computation of Transit Process.  Module IV. Markov Queuing process, syste M/M/1, M/M/1/K, M/N queuing delays in FIFO parallel channels and Tr Module V. Non-Markov Poisson input General swith Bulk service. Anal M/G/1 Theory. M/G/1 w Module VI. Networ Traffic rate equation, Li Queues	Elective)  If the concept of queuing significance of advantagertise to analyse and cof Probability Conception of Probability Conception of Probability Conception of Process [L – 6; T – 2 of and memoryless profession process, North and Markov Conception of Probability, Reward Chain, Chapman Koluous time Markov Conception Probability, Reward Chapman Chapma	ng models an aced queuing design Com poperty [L – 5; 7] risson, Exponsarkov's inequal control of the control of	d apply in Entheory in Comunication of T - 2] tential, Gamulatity, Chebiniting process cous Poisson ss.  - 9; T - 3] quation, Limberth process, Seleuing Systemited service lang's Formulation of the constant Seleuing Systemited service lang's Formulation of the company of the constant Seleuing System with decomposition of the constant Seleuing System with the constant Seleuing S	ngineering ommunication Networks ma, Normal, yshev's inequals, Compound Inting probabits, Transition mi Markov p ms, Little's F ( M/M/\infty quella M/M/S/S, rvice time mostay distribution with random s	Networks  Moments of allity, Laws all and wai Poisson problem Probability rocess, Regrous M/M/S; Quesion. General size batch and theorem, Prior and the probability rocess.	of randoms of larger ting time cess, summer reversal function, generative malysis of abution of a system ization of rrival.
Text Pools	Text Books:		177	. 1 1 3371			
Books, and/or Referenc		of Queuing Theory: Gry and Telecommunic			•	vanni Giam	bene,
e Material	Reference Books:						
Machai	2. Introduction to	<ul> <li>D. Bertsekas and R</li> <li>Queuing Networks, T</li> <li>ory and Applications:</li> </ul>	heory and Pra	actice – Smit	h, J. MacGreg		

5. Probability & Statistics with Reliability Queuing and Computer Science Applications: Kishore Trivedi, Wiley

	MT/EC9035 Queuing Theory for Telecommunication [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	Statament			Program	Outcome	es				
CO	CO Statement		PO2	PO3	PSO1	PSO2	PSO3			
CO1	To understand the concept of queuing models and apply in Engineering	3	3	3	3	1	2			
CO2	To understand significance of advanced queuing theory in Communication Networks	3	2	3	3	1	1			
CO3	To develop expertise to analyse and design Communication Networks	3	2	3	3	1	1			
	Average	3	2	3	3	1	1.33			

Course			ment of Electron	ucs and Con				1 -	
Course Outcomes	Course	Title of the course	Program			act hours: 56		Credit	
Millimeter wave   PEL   3   1   0   4	Code		Core (PCR) /	Lecture	Tutorial	Practical	Total		
Course Outcomes			Electives	(L)	(T)	(P)	Hours		
Course Outcomes  • CO1: Students will be able to learn the intricacies of design constraints at high frequency. • CO2: The basic training for understanding circuit design at microwave frequencies for our Cot defense and space applications would be enriched. • CO3: The students can design planar circuits and can provide reasoning for the obtained result Module I. Introduction: [L - 2; T - 1]  Microwave and mm wave spectrum, Typical applications of microwave and mm wave, considerations. Difference in High frequency and relatively low frequency behaviour of L circuit components. Miniaturization and design of Lumped components at high RF. Realizar reactive elements as microwave and mm wave planar circuit components. [11][2]  Module II. Review of Transmission line theory. Concept of Scattering Matrix[L - 4; N-port networks-Properties of S matrix, Transmission matrix and their relationships  Module III. Microwave and mm wave Waveguide and Resonators [L - 6; T - 2]  Rectangular Waveguide- design consideration, TE and TM modes, TE <sub>10</sub> mode analysis, frequency, propagation constant, intrinsic wave impedance, phase and group velocity, transmission, attenuation, waveguide excitation, wall current; Introduction of circular wave Rectangular waveguide resonator design consideration, resonant frequency. Q excitation.[1][3]  Module IV. Planar Transmission lines and Resonators [L - 6; T - 2]  Propagation characteristics, comparison for different characteristics of the above mentioned strip line, micro-strip line, coplanar waveguide, Slot line-design consideration, Substrate into waveguide, non radiating dielectric guides, Design synthesis and analysis [1][2]  Module V. Passive Components and their S-matrix Representation: Attenuators, shifter, Directional coupler, Bethe-hole coupler, magic tee, hybrid ring, circulators, slotlors; of planar power dividers and couplers; design procedure of filter using insertion los as pecification, low-pass prototype design, scaling and conversion, implementation. [2][3]  Module VI. Microwave an			(PEL)	, ,	, ,				
Course Outcomes  • CO1: Students will be able to learn the intricacies of design constraints at high frequency. • CO2: The basic training for understanding circuit design at microwave frequencies for our Cot defense and space applications would be enriched. • CO3: The students can design planar circuits and can provide reasoning for the obtained result Module I. Introduction: [L - 2; T - 1]  Microwave and mm wave spectrum, Typical applications of microwave and mm wave, considerations. Difference in High frequency and relatively low frequency behaviour of L circuit components. Miniaturization and design of Lumped components at high RF. Realizar reactive elements as microwave and mm wave planar circuit components. [11][2]  Module II. Review of Transmission line theory. Concept of Scattering Matrix[L - 4; N-port networks-Properties of S matrix, Transmission matrix and their relationships  Module III. Microwave and mm wave Waveguide and Resonators [L - 6; T - 2]  Rectangular Waveguide- design consideration, TE and TM modes, TE <sub>10</sub> mode analysis, frequency, propagation constant, intrinsic wave impedance, phase and group velocity, transmission, attenuation, waveguide excitation, wall current; Introduction of circular wave Rectangular waveguide resonator design consideration, resonant frequency. Q excitation.[1][3]  Module IV. Planar Transmission lines and Resonators [L - 6; T - 2]  Propagation characteristics, comparison for different characteristics of the above mentioned strip line, micro-strip line, coplanar waveguide, Slot line-design consideration, Substrate into waveguide, non radiating dielectric guides, Design synthesis and analysis [1][2]  Module V. Passive Components and their S-matrix Representation: Attenuators, shifter, Directional coupler, Bethe-hole coupler, magic tee, hybrid ring, circulators, slotlors; of planar power dividers and couplers; design procedure of filter using insertion los lucros of planar power dividers and couplers; design procedure of filter using insertion los psecification, low-pas		Microwave and							
Course Outcomes  • CO1: Students will be able to learn the intricacies of design constraints at high frequency. • CO2: The basic training for understanding circuit design at microwave frequencies for our Cot defense and space applications would be enriched. • CO3: The students can design planar circuits and can provide reasoning for the obtained result Module I. Introduction: [L - 2; T - 1]  Microwave and mm wave spectrum, Typical applications of microwave and mm wave, considerations. Difference in High frequency and relatively low frequency behaviour of L circuit components. Miniaturization and design of Lumped components at high RF. Realiza reactive elements as microwave and mm wave planar circuit components.[1][2]  Module II. Review of Transmission line theory. Concept of Scattering Matrix[L - 4; N-port networks-Properties of S matrix, Transmission matrix and their relationships  Module III. Microwave and mm wave Waveguide and Resonators [L - 6; T - 2]  Rectangular Waveguide- design consideration, TE and TM modes, TE <sub>10</sub> mode analysis, frequency, propagation constant, intrinsic wave impedance, phase and group velocity, transmission, attenuation, waveguide excitation, wall current; Introduction of circular wave Rectangular waveguide resonator design consideration, resonant frequency, Q excitation.[1][3]  Module IV. Planar Transmission lines and Resonators [L - 6; T - 2]  Propagation characteristics, comparison for different characteristics of the above mentioned strip line, micro-strip line, coplanar waveguide, Slot line-design consideration, Substrate into waveguide, non radiating dielectric guides, Design synthesis and analysis[1][2]  Module V. Passive Components and their S-matrix Representation [L - 8; T - 2]  Microwave and mm wave passive components and their S matrix representation: Attenuators, shifter, Directional coupler, Bethe-hole coupler, magic tee, hybrid ring, circulators, Isolators; of planar power dividers and couplers; design procedure of filter using insertion loss m specification, low-pass	MT/EC9036		PEL	3	1	0	4	4	
Course Outcomes  • CO1: Students will be able to learn the intricacies of design constraints at high frequency. • CO2: The basic training for understanding circuit design at microwave frequencies for our Cot defense and space applications would be enriched. • CO3: The students can design planar circuits and can provide reasoning for the obtained result Module I. Introduction: [L - 2; T - 1] Microwave and mm wave spectrum, Typical applications of microwave and mm wave, considerations. Difference in High frequency and relatively low frequency behaviour of L circuit components. Miniaturization and design of Lumped components at high RF. Realiza reactive elements as microwave and mm wave planar circuit components.[1][2]  Module II. Review of Transmission line theory. Concept of Scattering Matrix[L - 4; N-port networks-Properties of S matrix, Transmission matrix and their relationships  Module III. Microwave and mm wave Waveguide and Resonators [L - 6; T - 2]  Rectangular Waveguide- design consideration, Tf and TM modes, TE <sub>10</sub> mode analysis, frequency, propagation constant, intrinsic wave impedance, phase and group velocity, transmission, attenuation, waveguide excitation, wall current; Introduction of circular wave Rectangular waveguide resonator design consideration, resonant frequency, Q excitation.[1][3]  Module IV. Planar Transmission lines and Resonators [L - 6; T - 2]  Propagation characteristics, comparison for different characteristics of the above mentioned strip line, micro-strip line, coplanar waveguide, solt line-design consideration, Substrate into waveguide, non radiating dielectric guides, Design synthesis and analysis [1][2]  Module V. Passive Components and their S-matrix Representation: Attenuators, shifter, Directional coupler, Bethe-hole coupler, magic tee, hybrid ring, circulators, Isolators; of planar power dividers and couplers; design procedure of filter using insertion loss m specification, low-pass prototype design, scaling and conversion, implementation. [2][3]  Module VI. Microwave and									
<ul> <li>Outcomes</li> <li>CO2: The basic training for understanding circuit design at microwave frequencies for our Cot defense and space applications would be enriched.</li> <li>CO3: The students can design planar circuits and can provide reasoning for the obtained result Module I. Introduction: [L − 2; T − 1]</li></ul>									
Microwave and mm wave spectrum, Typical applications of microwave and mm wave, considerations. Difference in High frequency and relatively low frequency behaviour of L circuit components. Miniaturization and design of Lumped components at high RF. Realiza reactive elements as microwave and mm wave planar circuit components. [1][2]  Module II. Review of Transmission line theory. Concept of Scattering Matrix[L - 4; N-port networks-Properties of S matrix, Transmission matrix and their relationships  Module III. Microwave and mm wave Waveguide and Resonators [L - 6; T - 2] Rectangular Waveguide- design consideration, TE and TM modes, TE <sub>10</sub> mode analysis, frequency, propagation constant, intrinsic wave impedance, phase and group velocity, transmission, attenuation, waveguide excitation, wall current; Introduction of circular wave Rectangular waveguide resonator design consideration, resonant frequency, Q excitation.[1][3]  Module IV. Planar Transmission lines and Resonators [L - 6; T - 2] Propagation characteristics, comparison for different characteristics of the above mentioned strip line, micro-strip line, coplanar waveguide, Slot line-design consideration, Substrate into waveguide, non radiating dielectric guides, Design synthesis and analysis[1][2]  Module V. Passive Components and their S-matrix Representation [L - 8; T - 2] Microwave and mm wave passive components and their S matrix representation: Attenuators, shifter, Directional coupler, Bethe-hole coupler, magic tee, hybrid ring, circulators, Isolators; of planar power dividers and couplers; design procedure of filter using insertion loss m specification, low-pass prototype design, scaling and conversion, implementation. [2][3] Module VI. Microwave and mm wave devices and Application to switches and mixers  [L - 6; TED (Gunn diode) & Avalanche Transit Time (IMPATT) device, Schottky diode, F applications; Microwave bipolar transistor, Microwave field effect transistor. [2] Module VII. Microwave Amplifier Design [L - 6; T - 2] Basic consideration in the de	Outcomes	<ul><li>CO2: The basic defense and spa</li><li>CO3: The student</li></ul>	training for unde ce applications w ents can design pla	rstanding cir ould be enricanar circuits	cuit design at a	microwave fre	quencies for	our Country's	
considerations. Difference in High frequency and relatively low frequency behaviour of L circuit components. Miniaturization and design of Lumped components at high RF. Realizar reactive elements as microwave and mm wave planar circuit components. [1][2]  Module II. Review of Transmission line theory. Concept of Scattering Matrix[L-4; N-port networks-Properties of S matrix, Transmission matrix and their relationships  Module III. Microwave and mm wave Waveguide and Resonators [L-6; T-2] Rectangular Waveguide- design consideration, TE and TM modes, TE <sub>10</sub> mode analysis, frequency, propagation constant, intrinsic wave impedance, phase and group velocity, transmission, attenuation, waveguide excitation, wall current; Introduction of circular wave Rectangular waveguide resonator design consideration, resonant frequency, Q excitation.[1][3]  Module IV. Planar Transmission lines and Resonators [L-6; T-2] Propagation characteristics, comparison for different characteristics of the above mentioned strip line, micro-strip line, coplanar waveguide, Slot line-design consideration, Substrate into waveguide, non radiating dielectric guides, Design synthesis and analysis[1][2]  Module V. Passive Components and their S-matrix Representation: Attenuators, shifter, Directional coupler, Bethe-hole coupler, magic tee, hybrid ring, circulators, Isolators; of planar power dividers and couplers; design procedure of filter using insertion loss m specification, low-pass prototype design, scaling and conversion, implementation. [2][3]  Module VI. Microwave and mm wave devices and Application to switches and mixers  [L-6; TED (Gunn diode) & Avalanche Transit Time (IMPATT) device, Schottky diode, F applications; Microwave bipolar transistor, Microwave field effect transistor. [2]  Module VII. Microwave Amplifier Design [L-6; T-2]  Basic consideration in the design of microwave amplifier- transistor S-parameter, Stability, manetwork, noise figure; matching network design using lumped elements and L-Section. De	_								
Propagation characteristics, comparison for different characteristics of the above mentioned strip line, micro-strip line, coplanar waveguide, Slot line-design consideration, Substrate into waveguide, non radiating dielectric guides, Design synthesis and analysis[1][2]  Module V. Passive Components and their S-matrix Representation [L – 8; T – 2]  Microwave and mm wave passive components and their S matrix representation: Attenuators, shifter, Directional coupler, Bethe-hole coupler, magic tee, hybrid ring, circulators, Isolators; of planar power dividers and couplers; design procedure of filter using insertion loss m specification, low-pass prototype design, scaling and conversion, implementation. [2][3]  Module VI. Microwave and mm wave devices and Application to switches and mixers [L – 6; TED (Gunn diode) & Avalanche Transit Time (IMPATT) device, Schottky diode, F applications; Microwave bipolar transistor, Microwave field effect transistor. [2]  Module VII. Microwave Amplifier Design [L – 6; T – 2]  Basic consideration in the design of microwave amplifier- transistor S-parameter, Stability, manetwork, noise figure; matching network design using lumped elements and L-Section. De	_	considerations. circuit componeractive elemen  Module II. N-port network  Module III. Rectangular W frequency, properansmission, at Rectangular w	Difference in Hi ents. Miniaturizat ts as microwave a  Review of Trans s-Properties of S r  Microwave and a veguide- design pagation constan ttenuation, waveg vaveguide reson	gh frequence ion and designed mm wave mission line matrix, Trans mm wave W consideration t, intrinsice guide excitat	y and relative gn of Lumped e planar circui- e theory. Con- smission matri Vaveguide and on, TE and T wave impeda- ion, wall curr	ely low freque d components it components. cept of Scatter ix and their related d Resonators TM modes, TF unce, phase arent; Introduction	ency behavior at high RF. [1][2] ring Matrix ationships  [L-6; T-2] $E_{10}$ mode around group value of circul	ur of Lumped Realization of Lumped Realizati	
Microwave and mm wave passive components and their S matrix representation: Attenuators, shifter, Directional coupler, Bethe-hole coupler, magic tee, hybrid ring, circulators, Isolators; of planar power dividers and couplers; design procedure of filter using insertion loss m specification, low-pass prototype design, scaling and conversion, implementation. [2][3]  Module VI. Microwave and mm wave devices and Application to switches and mixers  [L - 6;  TED (Gunn diode) & Avalanche Transit Time (IMPATT) device, Schottky diode, F applications; Microwave bipolar transistor, Microwave field effect transistor. [2]  Module VII. Microwave Amplifier Design [L - 6; T - 2]  Basic consideration in the design of microwave amplifier- transistor S-parameter, Stability, manetwork, noise figure; matching network design using lumped elements and L-Section. De		Propagation chastrip line, micro	aracteristics, com o-strip line, copla	parison for nar wavegui	different charade, Slot line-d	acteristics of t lesign consider	he above moration, Subst		
TED (Gunn diode) & Avalanche Transit Time (IMPATT) device, Schottky diode, F applications; Microwave bipolar transistor, Microwave field effect transistor. [2]  Module VII. Microwave Amplifier Design [L – 6; T – 2]  Basic consideration in the design of microwave amplifier- transistor S-parameter, Stability, manetwork, noise figure; matching network design using lumped elements and L-Section. De		Microwave and shifter, Direction of planar power specification, lo	Microwave and mm wave passive components and their S matrix representation: Attenuators, Phase shifter, Directional coupler, Bethe-hole coupler, magic tee, hybrid ring, circulators, Isolators; design of planar power dividers and couplers; design procedure of filter using insertion loss method-specification, low-pass prototype design, scaling and conversion, implementation. [2][3]						
network, noise figure; matching network design using lumped elements and L-Section. De		applications; M Module VII.	icrowave bipolar <b>Microwave Am</b> p	transistor, M <b>olifier Desig</b>	licrowave field n [L – 6; T – 2	d effect transis <b>2</b> ]	stor. [2]	iode, PIN &	
Module VIII. Microwave and mm wave measurement basics $[L-4; T-1]$		network, noise LNA.[1][4]	figure; matching	network des	sign using lur	nped elements	and L-Sect		

	measurement of VSWR – low, medium and high, measurement of power: low, medium and high,
	frequency measurement.[1][4]
	Total Contact Hours: (L=42, T=14)= 56
Text Books,	Text Books:
and/or	1. David. M. Pozar, "Microwave Engineering", 2/e, 1998 (John Wiley & Sons).
Reference Material	2. R Ludwig and P Bretchko, "RF Circuit Design: Theory and Application", Pearson Education, New Delhi
	3. Samuel Y Liao, "Microwave Devices and Circuits", 3/e, PHI.
	4. Sorin Voinigescu, "High Frequency Integrated Circuits", Cambridge University Press, UK, 2013
	5. G H Bryant, " <i>Principles of microwave Measurement</i> ", London : P. Peregrinus Ltd. on behalf of the Institution of Electrical Engineers, c1988
	Reference Books:
	1. P A Rizzi, "Microwave Engineering: Passive Circuits", 2000, PHI
	2. R E Collin, "Foundations of Microwave Engineering", John Wiley and Sons India Pvt. Ltd.

	MT/EC9036: Microwave Circuits & Techniques (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]								
CO	Statement	Program Outcomes							
Statement		PO1	PO2	PO3	PSO1	PSO2	PSO3		
CO 1 Students will be able to learn the intricacies of		2.	1	2	2.	3	1		
COT	design constraints at high frequency.	2	1	2	2	3	1		
	The basic training for understanding circuit		3	1	1	3			
CO 2	design at microwave frequencies for our	2					1		
002	Country's defense and space applications		3				1		
	would be enriched.								
CO 3	The students can design planar circuits and can	3	2	1	1	3	1		
003	provide reasoning for the obtained results.	3	2	1	1	3	1		
	Average	2.3	2.0	1.3	1.3	3.0	1.0		

	Depa	artment of Electronic &	c Commun									
Course	Title of the	Program Core Total contact hours										
Code	course (PCR)	(PCR) / Electives	Lectur	Tutorial	Practical	Total	Credi					
0040		(PEL)	e (L)	(T)	(P)	Hours						
EC9037	Optical Communication	PEL	3	1	0	4	4					
Course	• CO1: Stude	ents will be able to learn	the intricac	ies of design	constraints at	optical frequ	ency.					
Outcomes		asic training for underst	anding circ	uits and syste	em level imple	mentation in	lightway					
	technology.											
		tudents can design comp	ponents and	choose app	ropriate source	es and receiv	ers for a					
	•	optical network.  • CO4: Understanding the usage of OTDR in monitoring an optical communication system.										
Topics	Module I.	Introduction to optica				nication syst	em.					
Covered		-										
		Overview of general communication, advantages of optical communication; Shannon noiseles										
	coding theorer	coding theorem and Shannon noisy coding theorem.										
	Module II.	Module II. Optical Fiber:[L – 8; T – 2]										
	Classification	Classification of Fibers, Fiber materials and fabrication methods, Ray optics representation and way										
	optics represer	optics representation for step index and graded index fibers, Modes, Phase and group velocity, Pow										
	flow in step index fibers.											
	Module III.	Module III. Propagation Characteristics in Optical Fibers: $[L-8; T-2]$										
	Signal attenuation in fiber, dispersion, classification and effect of dispersion in information transfereview of fiber connectors, couplers, optical filter, isolator, circulator and attenuator.											
	Module IV.											
		vstems, modulation sche cration, emitter and dete ics; OTDR		U		•						
	Module V.											
	Basic concept	Basic concepts, characteristics of semiconductor injection LASER, LED, transmitter design										
	Module VI.	Optical Receiver: [L	-6; T-2]									
	receiver desig detection; Coh	s, p-n and p-i-n photo on, receiver noise, receiver noise, receiverent communication: If demodulation schemes	ver sensitivi Basic conce	ity, optical a pt, detection	amplifier and a principles, p	its application	ons; Dire ideration					
	systems, DPSI		,		•							

Multiplexing techniques, topologies and architectures, wavelength shifting, WDM demultiplexer,

optical add/drop multiplexers. Module VIII. Dense wavelength division multiplexing (DWDM): [L-5; T-1]System considerations, multiplexers and demultiplexers; Fiber amplifier for DWDM, SONET/SDH transmission, modulation formats, NRZ and RZ signaling, DPSK system modeling. Potential applications and future prospects of optical fibers, multimode intensity sensors and single mode, Interferometric sensors. Recent trends in optical communication. **Total Contact Hours: (L=42, T=14)= 56** Text Books, **Text Books:** and/or 1. J. M. Senior, "Optical Fiber Communications", PHI, 2nd Ed., 2005. Reference 2. G. Keiser, "Optical Fiber Communication", McGraw Hill, 3rd Ed., 2008. Material 3. Ghatak & Thyagarajan, "Introduction to fiber Optics", Cambridge University press, 2000. 4. Henry Zanger and Cynthia Zanger, "Fiber Optics Communication and Other Application", Macmillan Publishing Company, Singapore 1991. **Reference Books:** 1. J. H. Franz & V.K.Jain, "Optical Communications", Narosa Publishing House. 2. Ghatak & Thyagarajan, "Contemporary Optics", Series Title: Optical Physics and Engineering, Springer, 2000. 3. Amnon Yariv and Pochi Yeh, "Photonics: Optical electronics for Modern Communication", 6th Ed., New York, Oxford University Press, 2003.

	MT/EC9037: Optical Communication [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
	Statement			Progran	n Outcom	es				
CO		PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Students will be able to learn the intricacies of design constraints at optical frequency.	1	1	2	2	3	1			
CO2	The basic training for understanding circuits and system level implementation in lightwave technology.	3	2	3	2	1	2			
CO3	The students can design components and choose appropriate sources and receivers for an optical network.	2	1	3	1	2	1			
CO4	Understanding the usage of OTDR in monitoring an optical communication system.	2	2	3	2	2	2			
	Average	2	1.5	2.75	1.75	2	2			

	Departme	ent of Electronics &	Communic	ation Engine	eering					
Course Code	Title of the course	Program Core (PCR) / Electives (PEL)	Lecture (L)	Credit						
MT/EC9038	Antenna Analysis & Synthesis	PEL	3	1	0	4	4			
Course	A ftar guagasafui	Learniation of the completion	ourse the stu	dont will be	abla to:					
Outcomes	Course Outcomes  After successful completion of the course, the student will be able to:  • CO 1: Ability to characterize resonance and radiation property of an antenna based on application  • CO 2: Learn various design parameters that affects an antenna and antenna array patterns.  • CO 3: Understand different types of antenna based on the radiation mechanism like wire									

- CO 3: Understand different types of antenna based on the radiation mechanism like wire antenna, aperture antennas, traveling wave antenna.
- **CO 4:** Understand different types of antenna based on the design mechanism like log periodic antenna, log spiral antenna and electrically long antenna as well as electrically small antenna.
- CO 5: Design suitable antenna feeding mechanism as well as matching mechanism.
- **CO 6:** Analyze and synthesize different types of antennas for different wireless communications.

# Topics Covered

# Module I. Brief review on antenna fundamentals [L-3; T-1]

Antenna fundamentals; Vector potentials and solution of the vector potential wave equation; Antenna theorems and definitions.

Module II. Radiation theory and derivation of radiation parameters [L-6; T-2] Dipole, loop antennas, Chu's limit; Log-periodic antenna, Log spiral principle.

#### Module III. Antenna Array design and characterization [L-6; T-2]

Linear, planar and circular array - theorems and pattern synthesis.

# Module IV. Integral Equations [L-3; T-1]

Moment method, self and mutual impedances

# Module V. Scanning antennas [L-6; T-2]

Signal processing antennas, travelling wave and broadband antenna; Concept of smart antennas.

#### Module VI. Microstrip antennas [L-6; T-2]

Operating principle, modes, field patterns, impedance, feeding techniques and polarization; Arrays and feed networks.

## Module VII. Aperture antennas [L-6; T-2]

Huygen's principle, Babinet's principle; Fourier transform theory and its applications; The Geometrical theory of diffraction and uniform theory of diffraction techniques and their applications.

## Module VIII.Antenna measurements[L - 6; T - 2]

Antenna ranges, Impedance Measurements, Radiation Patterns, Gain Measurements, Directivity Measurements, Radiation Efficiency, Current Measurements, Polarization Measurements.

**Total Contact Hours:** (L=42, T=14)= 56

# Text Books, and/or Reference Material

## **Text Books:**

- 1. C. A. Balanis, *Antenna Theory : Analysis and Design*, 3<sup>rd</sup> ed., John Wiley & Sons, Hoboken, New Jersey, 2005
- 2. John D.Kraus, Ronald J.Marhefka "*Antennas: for all Applications*" 4<sup>th</sup> ed., Tata McGraw-Hill Inc., New Delhi, 2006.

## **Reference Books:**

- 1. E C Jordan and K G Balmain, *Electromagnetic Waves & Radiating Systems*, 2<sup>nd</sup> ed., Pearson, New Delhi, 2015
- 2. R. C. Johnson and H. Jasik, "Antenna Engineering handbook", 3<sup>rd</sup> ed., Mc-Graw Hill Inc., New York, 1993.
- 3. I. J. Bhal and P. Bhartia, "Micro-strip antennas", Artech house, Dedgham, MA, 1980.
- 4. Online Reference Material(s): 1. https://nptel.ac.in/courses/117107035/

	MT/EC9038: Antenna Analysis & Synthesis [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
СО	Statement				n Outcom					
	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Ability to characterize resonance and radiation property of an antenna based on application.	2	1	2	2	3	1			
CO2	Learn various design parameters that affects an antenna and antenna array patterns.	3	2	3	2	1	2			
CO3	Understand different types of antenna based on the radiation mechanism like wire antenna, aperture antennas, traveling wave antenna.	2	1	3	1	2	1			
CO4	Understand different types of antenna based on the design mechanism like log periodic antenna, log spiral antenna and electrically long antenna as well as electrically small antenna.	3	2	3	2	2	2			
CO5	Design suitable antenna feeding mechanism as well as matching mechanism.	2	2	3	2	3	2			
CO6	Analyze and synthesize different types of antennas for different wireless	3	2	3	1	2	2			
	Average	2.5	1.67	2.83	1.67	2.17	1.67			

~	I :			onics & Communication Engineering					
Course	Title of t	he course	Program Core			tact hours: 57		Credit	
Code			(PCR) / Electives	Lecture	Tutorial	Practical	Total		
			(PEL)	(L)	(T)	(P)	Hours		
MT/EC90	Satellite		PEL	3	1	0	4	4	
39	Communi	ication							
Course Or	utcomes	• CO2	1: To compute the sate d on Kepler's six eler 2: Understand the con 3: Can do computation	nents. cept of satelli	te launching a	nd positioning o	of satellites in	orbits.	
		• <b>CO</b> 4	munication.  1: Assimilate the conc	ept of multip	le accessing te	chnique in satel	lite communic	ation.	
Topics Co	d	• CO5	5: Develop ability to c	lassity differen	ent types of ap	plication of sate	ellite communi	cation.	
Modul Orbits- manoet propuls Modul RF link link, no			rication. Spectrum M  e II. [L – 9; T - 3]  Two body problem, avres, orbital transfer ion, powered flight, L  e III. [L – 9; T - 3]  noise, the basic RF I is temperature, Antertion model. Troposphere	orbital mech, and orbital aunch vehick ink, satellite lana temperatu	perturbations. es for commur inks (up and dure, overall sys	Launch Vehic ication satellite own), optimiza	les- principle	s of Rocke	
Satellite			e IV. $[L-8; T-2]$ e subsystems and satel system, spacecraft an	_			-		
		Multipl	e V. [L – 8; T - 3] e access- FDMA, TD ennecting codes.	MA, CDMA	techniques, co	omparison of m	ultiple access	techniques	
		Applica Electron	e VI. $[L-6; T-2]$ ation of satellite in magnetic Radiation p Active, Passive, ground	orinciples, A	tmospheric w space based r	indow, Indian	satellite sens	ing satellite	

# Text Books, and/or Reference Material 1. Dennis Roddy, Satellite Communication, 4/e, McGraw Hill, 2001. 2. Louis J. Ippolito, Jr. "Satellite Communications Systems Engineering: Atmospheric Effects, Satellite Link Design and System Performance", Second Edition, 2014. Reference Books 1. Recommendation ITU-R P.618-11, P Series Radio Wave Propagation. 2. Pratt and Bostian, Satellite Communication, 2/e, John Wiley and Sons, 2000. 3. Floyd F. Sabins, Remote Sensing: Principles and Interpretation, 3rd edition (August 1996), W H Freeman & Co, 1996.

Tri T Ha, Digital Satellite Communication, McGraw Hill, 2001.

	MT/EC9039: Satellite Communication (Elective)									
	[Mapping between Course Outcome	es (COs)	and Progi	ram Outc	omes (PO	(s)]				
CO	Statement	Program Outcomes								
		PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	To compute the satellite orbit parameters,									
	design orbits and can be able to classify them	1	1	2	2	3	1			
	based on Kepler's six elements.									
CO2	Understand the concept of satellite launching	3	2	3	2	1	2.			
	and positioning of satellites in orbits	3	2	3	2	1	2			
CO3	Can do computations of link design and									
	classify different losses in propagation for	2	1	3	1	2	1			
	space communication.									
CO4	Assimilate the concept of multiple accessing	2	2	3	2	2	2			
	techniques in satellite communication.			3			2			
CO5	Develop ability to classify different types of	1	3	2	2	1	3			
	application of satellite communication.	1	3	2		1	3			
	Average	1.8	1.8	2.6	1.8	1.8	1.8			

	Depair times	nt of Electronics and	Communica	tion Enginee	ering		
Correct		Program Core		Total conta	ct hours: 56		
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit
ИТ/ЕС9040	Artificial Intelligence and Soft Computing	PEL	3	1	0	4	4
Course Outcomes  Topics Covered  Text Books, and/or Reference Material	• CO1: Bas • CO2: Lea • CO3: Lea • CO4: Stud • CO5: Stud • Module I. Intro Introduction to opologoperation of the polimization of the polimization.  Module II. Revie Backtracking search  Module IV. Basic Introduction to artif Multilayer feed fory Training of neural interpretable of the polimization.  Module V. Radii Radial Basis Functic clustering using K-  Module VI. Stude Extreme learning in (RVFL), Training at (RVFL), Training at 2. Samir Roy 3. Satish Kur 4. Shai Shale	ew of different soft con h optimization Algorithes of artificial neural network, S ward neural network, T network using soft con al basis function neuron on Neural Networks (F	ating algorith work and its a galgorithms at algorithms at algorithms at algorithms at algorithms and and undenetic algorithm.  The properties of a state of the and and undenetic algorithms are algorithms and a supervised Lagraining of near an angular	ms raining and clustering the training constrained thms, Quantu gorithms pare ed optimizati gorithms pare ed optimizati lits training earning Neural cural network nique s and K-mea and of RBF usi lite L - 10; T - 2; Random vector Total C Soft Computati to Soft Com m Approach' inderstanding	algorithms [I optimization, im particle swift-I [L - 7; T - 1] ization, Firefly [L - 7; T - 2] all Networks, Fusing back promptions clustering in pseudo invariant for functional contact Hours in g," Wiley, 3 puting," Pearly, McGraw-Hi	Introduction arm optiminarm optim	on to zation,  m, Moth  Adaline algorithm  2] que ,Data  I network  =14)=56  2018  ion,2013 013

#### MT/EC9040: Artificial Intelligence and Soft Computing (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)] **Program Outcomes** CO Statement PO1 PO2 PO3 PSO 1 PSO 2 PSO 3 Basics of optimization and soft computing CO 1 2 2 3 1 1 3 algorithms. CO 2 3 2 2 Learn different soft computing algorithms. 1 1 3 Learn artificial neural network and its CO3 2 2 2 1 1 3 training. Study of radial basis function neural and its CO 4 3 2 3 1 1 3 training. Study of machine learning algorithms and CO 5 2 2 2 1 3 1 clustering. 2.4 2.0 2.4 1.0 1.0 3.0 Average

	Department of Electronics and Communication Engineering										
Course Code	Title of the course	Program Core (PCR) / Electives (PEL)	/Electives Lecture Tutorial Practical Total								
MT/EC9041	RF IC Design	PEL (Open Elective)	3	1	0	4	4				

# Course Outcomes

After going through the course, student will be able to

- CO1: Analyze various architectures of today's digital radio transmitters and receivers.
- CO2: Analyze and design basic RF building-blocks in CMOS technology.
- CO3: Define basic RF measurements parameters such as S-parameters, sensitivity, noise figure,
   IIP3
- CO4: Assimilate the design techniques VCO, LNA as well as other front-end circuits

# Topics Covered/ Syllabus

# Module-I: Introduction to RF IC Design Concepts [L-6; T-2]

Basic Concepts in RF Design, passive on chip components and layouts, transceiver architectures, circuit analysis techniques at radio frequencies.

## Module-II: Semiconductor radio frequency components [L-8; T-3]

RF diodes, MOS transistor, determination of model parameters, parasitics of MOS transistors and high frequency behaviour of basic amplifier. RF Transistor Materials – The Transistor Equivalent Circuit – Y Parameters – S Parameters – Understanding RF Transistor Data Sheets; BSIM3 parameters of NMOS and PMOS transistors, matching and biasing networks for transistors

## Module-III: Noise and non-linearity. [L-3; T-1]

Noise Figure and representation of non-linearity, intermodulation products and intercept points

# Module-IV: Filter Design [L-4; T-1]

Resonator and filter configurations, realization of filter for specific transfer function, implementation of filters a coupled line filter.

#### Module V:RF Transistor Amplifier [L-8; T-3]

Stability consideration, constant, gain and noise figure circles. Low Noise Amplifiers: SNR, LNA topologies, power constrained CMOS LNA design, low-current CMOS inverter LNAs, low-voltage LNA topologies, differential LNA design methodology, process variation in tuned LNAs, impact of temperature variation in tuned LNAs, low-noise bias networks for LNAs, MOSFET layout of LNA.

# Module-VI: RF Mixers [L-5; T-1]

Basic design concepts, single end diode mixer single balanced and double balanced diode mixer design. Transistor mixers, conversion loss.

# Module-VII: RF Oscillators [L-6; T-2]

Basic Principles, Phase Noise, negative resistance oscillators, transistor oscillators, VCO design methodology, frequency scaling of CMOS VCO, VCO layout Phase lock loops, frequency synthesizers

	Module-VIII:RF power amplifiers [L – 3; T – 1] Class A, AB, B, C, D, E and F amplifiers, modulation of power amplifiers, linearity considerations Total Contact Hours: (L=43, T=14)= 57
	Text Books:
	1. Behzad Razavi, "RF Microelectronics", Prentice Hall of India, 2001
	2. Sorin Voinigescu, "High Frequency Integrated Circuits", Cambridge University
	Press,UK, 2013
Text Books,	Reference Books:
and/or	3. Thomas H. Lee, "The Design of CMOS Radio Frequency Integrated Circuits",
Reference	Cambridge University Press.
Materials	4. R Ludwig and P Bretchko, "RF Circuit Design: Theory and Application", Pearson
	Education, New Delhi
	5. Bosco Leung, "VLSI for Wireless Communication", Springer (2011).
	6. Ivan Chee-Hong Lai, Minoru Fujishima, "Design and Modeling of Millimeter-wave
	CMOS Circuits for Wireless Transceivers", Springer Netherlands, 2008

MT/EC9041: RF IC Design (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	Statement	Program Outcomes           PO         PO         PO         PSO         PSO         PSO           1         2         3         1         2         3							
CO 1	Analyze various architectures of today's digital radio transmitters and receivers	2	1	2	2	1	1		
CO 2	Analyze and design basic RF building- blocks in CMOS technology	3	1	3	3	3	1		
CO 3	Define basic RF measurements parameters such as S-parameters, sensitivity, noise figure, IIP3	3	2	3	2	2	1		
CO 4	Define basic RF measurements parameters such as S-parameters, sensitivity, noise figure, IIP3	3	2	3	2	2	1		
CO 5	CO#4:Assimilat the design techniques VCO, LNA as well as other front end circuits	2	1	2	3	3	2		
	Average	2.50	1.33	2.50	2.67	2.50	1.33		

	Department of Electronics and Communication Engineering										
Course Code	Title of the course	Program Core (PCR) / Electives (PEL)	Lecture (L)	Total conta Tutorial (T)	Practical (P)	Total Hours	Credit				
MT/EC9042	SoC Design	PCR (Program Core)	3	1	0	4	4				

# Course Outcomes

After going

through the

student will

be able to

course,

On successful completion of this course, students should have the skills and knowledge to:

#### • CO1:

Knowledge and understanding of:

- Arm processor architectures and Arm-based SoCs
- Capture the design of Arm-based SoCs in a standard hardware description language
- Low-level software design for Arm-based SoCs and high-level application development

## • CO2:

Intellectual

- Ability to use and choose between different techniques for digital system design and capture;
- Ability to evaluate implementation results (e.g. speed, area, power) and correlate them with the corresponding high level design and capture;

#### • CO3:

Practical

o Ability to use a commercial tools to develop Arm-based SoCs

# Topics Covered/ Syllabus

# Module I. Design and Technology Trends [L-1, T-0]

Introduction to design trends in deep-submicron (DSM) era, including scaling trend, clock cycle and power issues.

# Module II. Role of Interconnect in Contemporary SoC Design [L-2, T-0]

Characteristics of wire delay in DSM, crosstalk minimization, delay in long wire and performance limitations, interconnect coupling capacitance and its effect on wire delay, crosstalk avoidance coding schemes (CAC), fault modeling in presence of crosstalk, interconnect inductance.

# Module III. System-on-Chip and Platform based Design [L-2, T-0]

Emerging SoC trends: IP based design and reusability, multiprocessor SoC platform design, design for testability (DFT), Test Access Mechanism (TAM), concepts of core based test and IEEE P1500 standard for SoC test.

#### Module IV. Importance of Power and Low Power SoC Design Methodology [L-2, T-0]

Different low power design methodologies, physics of power dissipation in CMOS, design and test of low-voltage CMOS circuits, multi-threshold CMOS (MTCMOS), variable threshold CMOS and other related methodologies, coding for low power, power dissipation through architecture level optimization.

# Module V. ARM based SoC: [L-2, T-0]

Introduction to Programmable SoCs; Why the SoC Design Concept Developed, Moore's Law, Why Scaling?, The Design Productivity Gap, Bridging the Design Productivity Gap, What Is an SoC?, What Is Inside an SoC?, Example Arm-based SoC, Advantages of SoCs, Limitations of SoCs, SoC

v Microcontroller v Processor, SoC Design Flow, SoC Example: NVIDIA Tegra 2, SoC Example: Apple SoC Families.

## Module VI. The Arm Cortex-M0 Processor Architecture: Part 1[L - 3, T - 1]

Building a System on a Chip, Arm Holdings, What Is Arm Architecture?, Example Design of an Arm-based SoC, Arm Processor Families, Arm Cortex-M Series Family, Cortex-M0 Processor, Arm Processor v Arm Architectures, Cortex-M0 Overview, Cortex-M0 Block Diagram, Cortex-M0 Three-stage Pipeline, Cortex-M0 Block Diagram, Cortex-M0 Registers, Cortex-M0 LR, Cortex-M0 PSRs, Cortex-M0 Memory Map, Cortex-M0 Executable Memory Space, Cortex-M0 Device Memory Space, Cortex-M0 Private Peripheral Bus, Cortex-M0 Reserved Memory Space, Cortex-M0 Memory Map Example, Cortex-M0 Endianness

# Module VII. The ARM Cortex-M0 Processor Architecture part-2 [L – 3, T -1]

Building a System on a Chip, Thumb Instruction Set, Thumb-2 Instruction Set, Cortex-M0 Instruction Set, Cortex-M0: Generic Format of Instructions, Cortex-M0 Instruction Set, Register Access: The Move Instruction, Memory Access: The LOAD Instruction, Memory Access: LOAD, Memory Access: The STORE Instruction, Memory Access: STORE, Multiple Data Access, Stack Access: PUSH and POP, Arithmetic ADD, Arithmetic SUB, MUL, Arithmetic CMP, Logic Operation, Arithmetic Shift Operation, Logical Shift Operation, Rotate Operation, Reverse Ordering Operation, Extend Operation, Program Flow Control, Suffixes for Conditional Branch (B <cond>), Conditional Branch Example, Memory Barrier Instructions, Exception-Related Instructions, Other Instructions, Sleep Mode Related Instructions, Low-Power Requirements, Cortex-M0 Low Power Features, Cortex-M0 Sleep Mode, Sleep-on-Exit Feature, How to Enable Sleep Features, Processor Wakeup Conditions, Wakeup Interrupt Controller, Enter and Exit Deep Sleep Mode, Developing Low-Power Applications

## Module VIII. The AMBA3 AHB Lite Bus Architecture [L-3, T-1]

Building a System on a Chip, What Is a Bus?, Bus Terminology, Bus Operation in General, A Typical Bus Operation Example, Communication Architecture Standards, Arm AMBA System Bus, Arm AMBA Bus Families, AMBA 3 AHB-Lite Bus, AHB-Lite Bus Block Diagram, AHB-Lite Master Interface, AHB-Lite Slave Interface, Address Decoder, Slave Multiplexor, Hardware Implementation, AHB-Lite Operation Principles, AHB-Lite Bus Timing, Basic Read Transfer, Basic Write Transfer, Read Transfer with Wait State.

## Module IX. ARM AHB Bus Peripherals: [L-2, T-1]

Design and Implementation of an AHB VGA Peripheral: Building a System on a Chip, VGA Overview, How VGA Signals Work, VGA Timing, AHB VGA Peripheral, Additional Design Requirement, AHB VGA Peripheral Hardware Architecture, VGA Interface, VGA Image Buffer, Text Console, AHB Interface, Memory Space.

# Module X. Design and Implementation of an AHB UART peripheral [L-2, T-1]

Building a System on a Chip (SoC), Serial Communication, Types of Serial Communication, Parallel Communication, Serial v Parallel Communication, UART Overview, UART Protocol, Character-Encoding Scheme, ASCII Encoded Characters, AHB UART Peripheral, Baud Rate Generator, UART Transmitter, UART Receiver, First In First Out (FIFO), Why Do We Need an FIFO in UART?, First In First Out (FIFO), FIFO Implementation, Memory Space

# Module XI. Design and Implementation of an AHB timer, a GPIO peripheral, and a 7-segment display peripheral [L-2,T-1]

Building a System on a Chip (SoC), Timer Overview, Standard Architecture of Hardware Timers, Timer Operation Modes, Timer Operation Mode, Timer Operation Modes, Hardware Module Overview, AHB Timer, Timer Registers, Hardware Module Overview, GPIO Overview, AHB GPIO, GPIO Registers, Hardware Module Overview, 7-Segment Display Overview, AHB 7-Segment Display, 7-Segment Display Registers, Memory Space.

# Module XII. Design and Implementation of Interrupt Mechanism [L-2, T-1]

Building a System on a Chip (SoC), Polling v Interrupts, Exception and Interruption, Interrupt Preemption, Cortex-M0 Block Diagram, Armv6-M Exception Model, Cortex-M0 Interrupt Controller, NVIC Registers, NVIC Registers, Building a System on a Chip (SoC), The Interrupt Mechanism Process, Interrupt Implementation for Timer, Interrupt Implementation for UART, Connect Interrupts to Processor, Enable Interrupts in Software, Entering an Exception Handler, Exiting an Exception Handler.

## Module XIII. Software Programming of ARM SoC: [L – 2, T -1]

Programming an SoC Using C Language; Building a System on a Chip (SoC), C and Assembly Language Review, Typical Program-Generation Flow, Program-Generation Flow with Arm Tools, Program Image, Program Image in Global Memory, Program Data Types, Data Qualifiers in C Language, How Is Data Stored in RAM, Example of Data Storage, Define Interrupt Vector in C, Define Stack and Heap, Accessing Peripherals in C, Calling a C Function from Assembly, Calling an Assembly Function from C, Embedded Assembly

## Module XIV. ARM CMSIS and Software Drivers [L - 2, T -1]

Building a System on a Chip (SoC), What Is CMSIS?, What Is Standardized in CMSIS?, CMSIS Components, Access NVIC Using CMSIS, Access Special Registers Using CMSIS, Execute Special Instructions Using CMSIS, Access System Using CMSIS, Benefits of CMSIS, Device Driver, AHB Peripheral Drivers, Using Pointer to Access Peripherals, Define Data Structure for Peripherals, Functions Reuse Between Multiple Units, Define AHB Peripherals, Examples of Simple Functions

# Module XV. Application Programming Interface (API) and Final Application: The SNAKE Game [L-3, T-1]

Building a System on a Chip (SoC), API Overview, Develop a Simple API, Hardware-Dependent Functions, Call-Back Functions, Retargeting, Retargeting Examples, Example of API Functions, Game Application: Snake, More Game Applications, Cortex-M0 Low-Power Features Review, Cortex-M0 Sleep Mode, System Control Register, Sleep-on-Exit, Polling v Interrupts, Developing Low-Power Applications.

#### Module XVI. ARM DS-5 Development Studio [L –3, T -1]

Arm DS-5 Development Studio Overview, ARM DS-5 Code, ARM DS-5 Build, ARM DS-5 Debug, Debug Hardware, Virtual Debug Interface – VSTREAM, ARM DS-5 Analyzer – Streamline, ARM DS-5 Analyzer – Energy Probe, ARM DS-5 Simulation, ARM DS-5 Device Configuration Database

## Module XVII. ARM v7-A/R ISA [L – 2, T -1]

Why do u need to know Assembler?, ARM assembler file syntax, Single/ Double register data transfer, Addressing Memory, Pre- and Post -Indexed Addressing, Multiple Register Data Transfer, Data Processing Instructions, Shift/Rotate Operations, Instructions for loading constants, Multiply/Divide, Bit Manipulation Instructions, Byte Reversal, Flow control, Branch instructions, Interworking, Compare and Branch if zero, Conditional Instructions, If Then, Coprocessor instructions, PSR access, DSP instructions overview, Saturated Maths and CLZ, Saturation, SIMD

# Module XVIII. ARM Cortex-A9 Processor [L - 2, T -1]

Cortex- A9, Cortex-A9 MP Core, Cortex-A9 MPE Configuration, Cortex-A9 Media Processing Engine, Register Renaming, Virtual Flags Registers, Small Loop Mode, Program Flow Prediction, Performance Monitoring Unit (PMU), Cortex A9 supports ARMv7-A Architecture, caches, Data Cache, Memory Management Unit, ARM v7 Architecture Effects.

#### Module XIX. AMBA AXI4 Bus Architecture [L-2, T-1]

What is a Bus, Bus Types, Bus Terminology, Bus Operation, Communication Architecture Standards, ARM AMBA System Bus, AMBA 3 AXI Interface, AMBA 4 Specifications, AXI Components and Topology, Transcation Channels, Basic Signals, Clock and Reset, Channel Timing Example, Relationship between the Channels.

**Total Contact Hours:** (L=42, T=14)= 56

Text Books,	Text Books:  1. Steve B. Furber, ARM System-on-Chip Architecture. 2. William Hohl, ARM Assembly Language: Fundamentals and Techniques. 3. Joseph Yiu, The Definitive Guide to the ARM Cortex-M0.
Reference	Reference Books/Materials:
Materials	1. <u>Cortex-A Series Programmer's Guide</u> for ARMv7-A by Arm
	2. <a href="http://infocenter.arm.com/help/topic/com.arm.doc.den0013d/index.html">http://infocenter.arm.com/help/topic/com.arm.doc.den0013d/index.html</a>
	3. <u>Louise H Crockett</u> , <u>Ross A Elliot</u> , <u>Martin A Enderwitz</u> , The Zynq Book Tutorials for Zybo
	and ZedBoard

	MT/EC9042: SoC Design (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
			Program Outcomes							
CO	Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3			
CO 1	Knowledge and understanding of: Arm processor architectures and Arm-based SoCs Capture the design of Arm-based SoCs in a standard hardware description language, Low-level software design for Arm-based SoCs and high-level application development	2	3	2	3	2	3			
CO 2	Intellectual: Ability to use and choose between different techniques for digital system design and capture; Ability to evaluate implementation results (e.g. speed, area, power) and correlate them with the corresponding high level design and capture;	3	3	3	3	2	3			
CO 3	Practical: Ability to use a commercial tool to develop Armbased SoCs	3	3	3	3	3	3			
	Average	2.66	3	2.66	2.5	2.33	3			

	Departme	nt of Electronics and	Communica	tion Enginee	ering		
Course Code	Title of the course	Program Core (PCR) / Electives (PEL)	Lecture (L)	Contact hour Tutorial (T)	Practical (P)	P-28)  Total Hours	Credit
MT/EC9043	FPGA based Design	PEL	3	0	2	5	4
Course	• CO1: Learn logic	synthesis techniques -	– two level a	nd multilevel	synthesis.		

#### Course Outcomes

- CO2: Be able to design systems using FPGAs and CPLDs.
- CO3: Learn sequential machine design using FPGAs.
- CO4: Learn to design systems for low power operation.

# Topics Covered

# Total Lecture hours: Lecture - 42; Practical/Sessional - 28: Total Contact Hours - 70

Module-I: (L-06)

Logic design fundamentals: Two level synthesis – SOP/POS forms, Logic minimization, Limitations of two-level synthesis, introduction to multi-level synthesis.

## Module-II: (L-10)

Programmable Logic Devices: Programmable Logic Array (PLA) architecture; Programmable Array Logic (PAL), PAL vs. PROM, Fan-in expansion feature, Architecture for sequential circuit implementation, Typical PAL chips; Complex Programmable Logic Devices (CPLD).

#### **Module-III:** (L-10)

Programmable Gate Arrays: Gate Array concept, Mask programmable and Field Programmable Gate Arrays; Look up tables (LUT) Configurable logic blocks (CLB), logic design using LUT's; Multilevel synthesis techniques – Factoring and Functional decomposition, Shannon's Expansion Theorem; Generalized FPGA Architecture; Introduction to CAD Tools for FPGA based design, design entry and simulation – introduction to HDL, synthesis, post synthesis simulation, interfacing external devices.

## Module-IV: (L-08)

Sequential Circuit Design: Finite State Machines, Moore and Mealy Machines; State diagrams, State table, State assignment, derivation of next-state and output expressions, state minimization; State assignment for low power operation; CAD tools for FSM synthesis; Designing a simple CPU, concept of embedded system.

#### Module-V: (L-02)

Advanced features of modern FPGAs: Block RAMs, Embedded processor, Communication ports, Analog interface.

# Module-VI: (L-06)

FPGA as a Hardware Debugging platform: Hardware troubleshooting methods, Looking into the chip – Logic State Analyzer and its use; Concept of Hardware emulation – simulation vs. Emulation, FPGA as a Hardware emulator, Break-points and their utility, setting break-points in FPGA based design.

#### **Module-VII:** (P-18)

Familiarizing with CAD tools, Design and synthesis of simple logic functions – Basic gates, adder/subtractor, decoder, encoder, multiplexer, demultiplexer; Interfacing external devices – setting user constraint file, interfacing input (switch) and output (LED) devices, BCD to seven-segment decoder, keyboard/display interface; designing memory elements and arrays; sequential machine

	design – sequence generators, timing generators, a typical machine design (example: vending machine); A simple CPU design, constructing a basic embedded system – interfacing on-chip CPU,
	memory and I/O ports.
	Module-VIII: (P – 10) Design analysis: Static timing analysis, Power analysis, Resource utilization, noise, clock network, DRC, debugging methods.
	Total Contact Hours: (L=42, P=28) = 70
Text Books,	Text Books:
and/or Reference	1. S. Brown and Z. Vranesic, "Fundamentals of Digital Logic with Verilog Design," McGraw Hill Education Special India Edition (SIE), 2017.
Materials	Tim Education Special India Educion (SIE), 2017.
	Reference Books:
	1. J. Bhasker, "A Verilog HDL Primer", B.S. Publications, Hyderabad in arrangement with Star Galaxy Publishing, USA, 1999.

	MT/EC9043: FPGA based Design (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
		Program Outcomes									
co	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3				
CO 1	Learn logic synthesis techniques – two level and multilevel synthesis.	2	1	2	2	1	1				
CO 2	Be able to design systems using FPGAs and CPLDs.	3	1	3	3	3	1				
CO 3	Learn sequential machine design using FPGAs.	3	2	3	3	3	1				
CO 4	Learn to design systems for low power operation.	3	2	3	2	2	1				
	Average			2.75	2.5	2.25	1				

Course	Title of the course	Program Core	Total Nu	tact hours: 5	66	Credit					
Code		(PCR)/Electives (PEL)	Lecture (L)	Tutorial (T)	Practical	Practical Total (P) Hours					
MT/EC9044	MEMS & Microsystems Technology	PEL	3	1	0	4	4				
Course Outcomes	<ul> <li>CO 1: Underst</li> <li>CO 2: Underst</li> <li>CO 3: Apply q</li> <li>CO 4: Underst</li> <li>CO 5: Investig</li> </ul>	pletion of the course the and characteristics of M and fundamental building unlitative and quantitation displication specific	MEMS systeng blocks of ve analysis ogy of MEM MEMS sys	m  Segeneral MEN  techniques in  System  stems	general ME						
Topics Covered	Module II: Electre Electrostatic transtransduction  Module III: Characterist	technology, Commercial technology, Commercial transduction, Electromagnet tracteristics of MEMS lestics, linearity, nonlinesponse time, Delay times.	al MEMS de tion technic transduct  Devices nearity, Se	ques tion, Piezoele ensitivity, R	cation of ME  [I ectric transdu  [L esolution, I	L-5; T-2] action, Piez L-6; T-2] Hysteresis,					
	Concept of Energy Lumped model, Fi		ethods, Lag	range equatio	ons, Physics t	L-2; T-1]	model,				
	Module VI: Integ Transducers in	Sources of different types of noise, Thermal noise, Environmental noise, Noise modelling techniques, Statistical methods of noise modelling  Module VI: Integration and packaging [L-6; T-3]  Transducers in MEMS, MEMS sensors, MEMS actuators, Integration of MEMS transducers with signal conditioning /driver circuits, Signal amplifiers, Signal filters									
		MS device fabrication				<b>2-10; T-2</b> ] etching,	Surface				
	Effect of inertia in	ling effect, Reliability MEMS devices, Scalin delling of reliability, Rel	g effect of l	MEMS device	es, Concept of	devices.	eliability,				
	Application specif	Module IX: Case studies in MEMS Application specific MEMS devices, MEMS blood pressure sensors, MEMS MEMS accelerometer, MEMS gyro  [L-4; T-1] microphone,									

Text Books,	Text Books:
and/or reference	1. S. D. Senturia, <i>Microsystem Design</i> , Springer; 1st edition, 2004
material	2. K.J. Vinoy, S. Gopalakrishnan, K.N. Bhat, V.K. Aatre, G.K. Ananthasuresh, <i>Micro and Smart Systems</i> , Wiley India Pvt Ltd, 2010
	Reference books: 1. Research Articles

	MT/EC9044: MEMS & Microsystems Technology (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
	[Mapping between Course Outcomes	Program Outcomes									
СО	Statement		PO 2	PO 3	PSO 1	PSO 2					
CO 1	Understand characteristics of MEMS system	2	3	2	3	1					
CO 2	Understand fundamental building blocks of general MEMS systems	3	3	2	3	1	2				
CO 3	Apply qualitative and quantitative analysis techniques in general MEMS systems	3	3	3	3	1	1				
CO 4	Understand fabrication technology of MEMS system	2	3	2	3	1	2				
CO 5	Investigate application specific MEMS systems	3	3	2	3	1					
	Average	2.6	3	2.2	3	1					

	Departmen	t of Electronics and (	Communica	tion Engine	ering						
Course	(I	Program Core									
Code		(PCR) / Electives (PEL)	Lecture Tutorial (L) (T)		Practical Total (P) Hour						
AT/EC9045	Embedded Systems	PEL	3	1	0	4	4				
Course Outcomes	<ul><li>CO 1: Understa</li><li>CO 2: Interface</li><li>CO 3: Design so</li></ul>	of the course the studend use of Microproces I/O devices with Microftware controlled hard te application specific	sor in Micro oprocessor i dware systen	ocontrollers a n Microcont ns			er				
Topics Covered	Module I: In Architecture of Inte Pins, Digital I/O po  Module II: A7 Architecture of ATr boards, ADC, Analo	tel 8051 Microcontrol 1 8051 Microcontrol rts, 8051 Microcontrol rmega Microcontroll rnega Microcontrollers og input pins, Digital 1 ds, Limitations of ATr	r using func ller program ers and Ard using functi I/O pins, PW	tional blocks mer, limitation luino onal blocks, 'M signals, F	ons of Intel 8  Hardware cop  WM pins, Se	051 Microc  [L-4;] mponents of	ital I/O ontroller.				
	ARM processor, Haboard, PWM signals	Module III: Raspberry Pi Micro-Computer [L-4] ARM processor, Hardware components of Raspberry Pi Micro-computer, GPIO pins in Raspberry Pi board, PWM signals, Raspberry Pi OS, In-built data communication devices, Limitations of Raspberry Pi Micro-Computer.									
	Sensors, Resistive conditioning circuit several transducers	Module IV: I/O devices for Micro controllers and Microcomputers [L-5; T-2] Sensors, Resistive sensors, Capacitive sensors, Inductive sensors, Actuators, Motors, Signal conditioning circuits, Amplifiers, Filters, Display elements, Data storage devices, Compatibility of several transducers with Intel 8051 Microcontroller, ATmega Microcontrollers and Arduino, Raspberry Pi Micro-Computer									
	Keil editor and con 8051 Microcontroll	Keil editor and compiler, Keil Programming for Intel 8051 Microcontroller, Program uploading to 8051 Microcontroller, I/O programming, Interfacing Analog and Digital sensors and actuators with Intel 8051 Microcontroller, Interrupt programming in 8051, Keypad and Display element interfacing									
	Arduino editor and programming, Inte communication and	Module VI: Embedded System Programming using Arduino language [L-7; T-3]  Arduino editor and compiler, Arduino Programming, Program uploading to Arduino board, I/O programming, Interfacing Analog and Digital sensors and actuators with Arduino, Serial communication and Data transmission in Arduino, Interrupt programming in Arduino, Keypad and Display element interfacing with Arduino.									
	Raspberry Pi OS, Py Raspberry Pi, I/O p	nbedded System Programming, In rogramming in Rasplept programming, Key	terfacing Ar perry Pi, Ser	nalog and Digrial commun	gital sensors a ication and l	Data transn	rs with nission in				

#### Module VIII: Case studies

[L-4; T-3]

Application specific embedded system design using 8051 Microcontroller, Arduino, Raspberry Pi, Password lock device using Embedded system, Smart home using embedded system, Motor controller using Embedded system

# **Total Lecture Hours:** (L=42, T=14)= 56

# Text Books, and/or reference material

#### Text Books:

- 1. T. Givargis, F. Vahid, Embedded System Design: A Unified Hardware / Software Introduction, Wiley; Student edition, 2006
- 2. E. A. Lee, S. A. Seshia, *Introduction to Embedded Systems a Cyber Physical Systems Approach*, PHI Learning Pvt Ltd, MIT Press; Second edition, 2019
- 3. M. A. Mazidi, *The 8051 Microcontroller and Embedded Systems: Using Assembly and C*, Pearson Education India; 2nd edition, 2007

#### Reference books:

- 1. J. Bentley, Principles of measurement systems. Pearson Education India; 3rd edition, 2002
- 2. T. W. Schultz, *C and the 8051, Vol.I: Hardware, Modular Programming & Multitasking*, Prentice Hall; 2nd edition, 1997
- 3. S. Monk, *Programming Arduino: Getting Started with Sketches*, Second Edition, McGraw-Hill, 2nd edition, 2016
- 4. J. Yiu, *The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors*, Newnes; 3rd edition, 2013
- 5. S. Monk, *Raspberry Pi Cookbook: Software and Hardware Problems and Solutions*, Shroff/O'Reilly; Second edition, 2016
- 6. D. Molloy, *Exploring Raspberry Pi: Interfacing to the Real World with Embedded Linux*, Wiley; 1st edition, 2016
- 7. Research Articles

	MT/EC9045: Embedded Systems (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
				Program	n Outcome	es					
СО	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3				
CO 1	Understand use of Microprocessor in Microcontrollers and Microcomputer	2	3	3	2	1	2				
CO 2	Interface I/O devices with Microprocessor in Microcontrollers and Microcomputer	3	3	3	2	1	3				
CO 3	Design software controlled hardware systems	3	3	3	2	1	3				
CO 4	CO 4 Investigate application specific embedded systems		2	2	2	1	2				
	Average	2.5	2.75	2.75	2	1	2.5				

	Departmen	nt of Electronics and	Communica	ation Engine	ering					
Course	Title of the course	$\varepsilon$	Total Number of contact hours: 56							
Code		(PCR) / Electives (PEL)	Lecture Tutorial (L) (T)		Practical Tota (P) Hour					
MT/EC9046	Internet of Things (IoT)	<b>Things</b> PEL	3	1	0	4	4			
Course Outcomes	<ul> <li>CO1: Understa</li> <li>CO2: Analyze</li> <li>CO3: Apply da</li> <li>CO4: Analyze</li> <li>Module I. Introdu</li> </ul>	iction to IoT	Systems ad IoT archites in IoT	cture		[L-1]				
Covered	Module II. Buildin Functional physic conditioning elemen	eal building blocks nts and Data acquisiti	s of IoT	architecture	,	Actuators				
	Sensor Networks, In Module IV. IoT Sy Introduction to Ard	on schemes, Basics on tranet, Internet, NFC vstem using Arduino uino Programming, Iring Arduino board, A	C, Bluetooth,  board and and antegration of	Zigbee, Wiff  Arduino pro Sensors and	i, 4G, 5G  ogramming  Actuators with	ols, MQTT  [L-8 th Arduino	<b>3; T-2</b> ] board,			
	Introduction to Rass Actuators with Ard Integrated Sensor N	Module V. IoT System using Arduino, Raspberry Pi and Python Programming [L-6; T-2] Introduction to Raspberry Pi, Raspberry Pi OS and Python programming, Integration of Sensors and Actuators with Arduino and Raspberry Pi, Data acquisition using Arduino and Raspberry Pi, Integrated Sensor Network, Data communication using Raspberry Pi -integrated-computer system.								
	Introduction to S	Module VI. Data processing  [L-8; T-2]  Introduction to SDN, SDN for IoT, Introduction to Cloud Computing, Sensor-Cloud, Introduction to Fog Computing, Introduction to Edge Computing, Data analysis								
	Smart Homes, Smar	Module VII. IoT applications and Case Studies [L-8; T-3] Smart Homes, Smart Cities, Connected vehicles, Smart Grid, Industrial IoT, Smart-agriculture, Telemedicine, Body activity monitoring								
		Module VIII. IoT and Industry 4.0 [L-2] Industry standards, Scope of IoT in Industry 4.0.								
				Total L	ecture Hours	s: (L=42, T	=14)= 56			
Text Books, and/or reference material	1. E. A. Lee, S. <i>Approach</i> , M. 2. D. Hanes, G.	A. Seshia, <i>Introduc</i> IT Press; Second editi Salgueiro, P. Grosser protocols, and use c	ion, 2019 tete, R. Barto	on, J. Henry	, "IoT fundan	nentals: Ne	tworking			

- 3. J. Bentley, *Principles of measurement systems*. Pearson Education India; 3rd edition, 2002
- 4. A. Bahga and V. Madisetti. *Internet of Things: A hands-on approach*. Orient Blackswan Private Limited; First edition, 2015
- 4. B. A. Forouzan, *Data Communications and Networking*, McGraw Hill Education; 4th edition, 2017

## **Reference books:**

- 1. S. Monk, *Programming Arduino: getting started with sketches*. McGraw-Hill Education, 2nd edition, 2016
- 2. F. Brown, Python: the complete reference, McGraw Hill Education; 4th edition, 2018
- 3. E. Upton, and G. Halfacree. Raspberry Pi user guide. Wiley, 1st edition, 2012
- 4. Research articles

MT/EC9046: Internet of Things (IoT) (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
				Program	Outcom	ies			
СО	Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3		
CO 1	Understand the concept of IoT systems	2	3	1	2	1	3		
CO 2	Analyze electronic systems and IoT architecture	3	3	2	2	1	3		
CO 3	Apply data analysis techniques in IoT	2	3	3	2	1	1		
CO 4	Analyze case studies 3 3 3 1 1 3								
	Average 2.5 3 2.25 1.75 1 2.5								

	Department	A Electronics and	ı Communi	cation Engin	eering							
		Program	Total contact hours: 56									
Course Code	Title of the course	Core (PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credi					
MT/EC9047	Nanoelectronics	PEL	3	1	0	4	4					
Course Outcomes	CO 2: Demonst characterization.	rate understanding rate understanding iire a fundamenta	g of nanotecl	nnology conc	epts for device	ce fabrication	on and					
	nanomaterials.  • CO 4: To acquir various nanosca	re knowledge of ba	asic nanodev	vices principle	es and fabrica	tion approa	aches for					
Topics Covered	Module I. Introduction to nano (top-down and botto)  Module II. Electric Electronic and Option—dimensional electric conductor, Transmit Coupled nanoscale s	ronic and optical cal properties of na on gas (density of ssion probability	ze of things, applications  properties of anostructures of states), Concalculation	history of nan of nanotechn of nanostruc s. Energy sub arrier scatter	ology.  etures [L – 10 b-bands. Electing, the resistants.	<b>0; T -5]</b> tron transpostance of a	ort in tw ballisti					
	Module III. Nano Nanotechnology: De Techniques, Nanom Surfaces; Instrumen Scanning Tunneling  Module IV. Elect Shrink-down approa Devices, Downscalin Tunneling Devices a	position technique aterials, Nanoparticutation for nanosci Microscope and stronic devices base aches: Electronic deng of the MOSFE and Circuits, Single	s for Nanoscicles, Nanowale electronscanning neared on nanoscievices Based T. Nanoscale electron T	ale Devices, vires, Nanom ics: The Ator field optica structures [Ld on Nanostre FET Transi	Nanolithograpagnetic Materomic Force Materomic Force Materomic Force Materomic Force Materials T - 3] uctures: Advastors, the Balld Related Devi	ohy, Self-A rials, Nano Microscope ance Hetero listic FET, vices. Device	ssembly structure (AFM) ostructure Resonar ces base					
	on carbon nanotubes, Spintronic Devices; Optoelectronic Devices using Nanostructures Quantum well and Quantum Dot LASERS, Quantum Cascade LASER, Quantum well-infrare photodetector, Superlattice LASER.											
Tor-4 D 1	Toyt Dooles			Total Co	ontact Hours	: (L=42, T	=14)= 5					
Text Books and/or Reference Material	1. C.P. Poole Ji Jersey, 2003 2. W.Ranier,Na Novel Device	anoelectronics and	Jersey, 2003.									
	<ol> <li>Reference Books:         <ol> <li>J. H. Davies, The Physics of Low-Dimensional Semiconductors, Cambridge University Press, 1998.</li> <li>Y. Taur and T. Ning, "Fundamentals of Modern VLSI Devices", Cambridge University Press, 1988.</li> <li>K. Goser, "Nanoelectronics and Nanosystems", Springer, 2004.</li> </ol> </li> </ol>											

MT/EC9047: Nanoelectronics (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
				Progra	am Outcom	es			
СО	Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3		
CO 1	Demonstrate understanding of fundamental of nanodevices fabrication techniques	2	1	2	2	1	1		
CO 2	Demonstrate understanding of nanotechnology concepts for device fabrication and characterization.	3	1	3	3	3	1		
CO 3	To quire fundamental understanding for electronics and optical properties of nanomaterials.	3	2	3	3	3	1		
CO 4	To acquire knowledge of basic nanodevice principles and fabrication approaches for various nanoscale devices.	3	2	3	2	2	1		
	Average	2.75	1.5	2.75	2.5	2.25	1		

	Department of Electronics & Communication Engineering									
		Program		Total contac	t hours : 70					
Course Code	Title of the course	Core (PCR)/ Elective (PEL)	Lecture (L)	Tutorial (T)	Practical (P)		Credit			
MT/EC9048	ASIC Design using Verilog/VHDL	Elective	3	0	2		4			

## Course Outcomes

- After successful completion of the course, the student will be able to:
- **CO 1:** Explain VLSI design flow using HDL.
- CO 2: Analyze and design combinational and sequential digital systems.
- **CO 3:** Employ EDA tools to model a digital system.
- **CO 4:** Write test benches to verify the design.
- CO 5: Compare between blocking and non-blocking statement and their uses.
- **CO 6:** Create a System from simulation to synthesizable design.

# **Topics Covered**

## Total Lecture hours: Lecture - 42; Practical/Sessional - 28: Total Contact Hours - 70

# Module I. Brief introduction to VLSI using CAD tools [L - 3]

Overview of Digital Design with Verilog HDL: Evolution of CAD, emergence of HDLs, typical HDL-based design flow, Verilog HDL, Trends in HDLs.

# Module-II. Hierarchical Modeling Concepts [L-3]

Top-down and bottom-up design methodology, differences between modules and module instances, parts of a simulation, design block, stimulus block.

## Module-III. Basic Concepts [L-3]

Lexical conventions, data types, system tasks, compiler directives. Memory modelling Logic Synthesis: Introduction synthesis of different Verilog constructs.

# Module-IV. Modules and Ports [L-3]

Module definition, port declaration, connecting ports, hierarchical name referencing.

## Module-V. Gate-Level Modeling [L-2]

Modeling using basic Verilog gate primitives, description of and/or and buf/not type gates, rise, fall and turn-off delays, min, max, and typical delays.

# Module-VI. Dataflow Modeling [L-3]

Continuous assignments, delay specification, expressions, operators, operands, operator types.

# Module-VII. Behavioural Modeling [L-3]

Structured procedures, initial and always, blocking and nonblocking statements, delay control, generate statement, event control, conditional statements, multiway branching, loops, sequential and parallel blocks.

## Module-VIII. Tasks and Functions [L-4]

Differences between tasks and functions, declaration, invocation, automatic tasks and functions.

# Module-IX. Useful Modeling Techniques [L-4]

Procedural continuous assignments, overriding parameters, conditional compilation and execution, useful system tasks.

# Module-X. Flip-Flop and Counter Design::(L-04)[L-4]

Synchronous and asynchronous flip flop design with set and reset, design of basic counters.

#### Module-XI. FSM & Processor Design: (L-06)[L-6]

FSM modeling, Data path and Controller design, Modeling Memory, Pipelining, and Design of a Processor. Introduction to Reconfigurable computing, FPGAs, the Altera /Xilinx flow.

# Module-XII. Essential System Verilog for UVM (L-04) [L-4]

Overview of basic SystemVerilog, UVM verification environment: introduction to UVM methodology and universal Verification Components (UVC) structure, stimulus modeling, creating a simple environment, DUT, TLM, functional coverage modeling, register modeling in UVM.

## **Total Contact Hours:** (L=42, P/S=28)= 70

# Text Books, and/or Reference Material

#### **Text Books:**

- . Samir Palnitkar, "Verilog HDL, A Guide to Digital Design and Synthesis", Second Edition, Pearson Education, 2004
- 2. J. Bhaskar, "Verilog HDL Synthesis", BS publications, 2001.

#### **References:**

- 1. S. Brown and Z. Vranesic, Fundamentals of Digital Logic with Verilog Design, McGraw Hill, Third Edition 2013.
- 2. G. De Micheli. Synthesis and optimization of digital circuits, McGraw Hill, 2003
- 3. Indranil Sengupta, IIT Kharagpur, "NPTEL Course on Hardware Modeling using Verilog" (2017) https://www.youtube.com/watch?v=NCrlyaXMAn8&list=PLRsFfXmDi9IYCNlvNjrsD8bLMmNE0UxBH

	MT/EC9048: ASIC Design using Verilog/VHDL (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	Statement			Progran	n Outcomes					
CO	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3			
CO 1	Explain VLSI design flow using HDL.	1	1	3	2	2	1			
CO 2	Analyze and design combinational and sequential digital systems.	2	1	3	2	2	2			
CO 3	Employ Verilog to model a digital system.	3	2	3	3	3	1			
CO 4	Write test benches to verify the design.	3	2	3	3	3	1			
CO 5	Compare between blocking and non-blocking statement and their uses.	2	1	3	3	2	2			
CO 6	Create a System from simulation to synthesizable design	3	1	3	3	3	1			
Average 2.33 1.33 3						2.5	1.33			

	Dep	partment of Elect	ronics & Com	munication I	Engineering							
G	mi a a	Program										
Course Code	Title of the course	Core (PCR) / Elective (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit					
MT/EC9049	Mixed Signal IC Design	PEL	3	1	0	4	4					
]	1											
Course	After the c	ompletion of the co	ourse, the stud	ent will be abl	e to:							
Outcomes	• CO 1:	Explain the opera	ation of various	High perforn	nance OTAs/Op	amps.						
	• CO 2:	Design Analog C	fircuits using g	m/ID techniqu	es.							
	• CO 3:	Create the Layou		Aixed Signal S	System.							
	• CO 4:	Analyze a Compa	arator.									
	• CO 5:	Interpret the use of	of Switched Ca	pacitor Circui	its in Sampled d							

## Topics Covered

# Module I. Introduction [L-7; T-2]

**CO 6:** 

Overview of Mixed-Signal Design flow. Design of high performance Fully Differential Opamps: Telescopic cascode, Folded cascode, two-stage, Rail-to-Rail, Gain boosted OTAs/Opamps, Comparison.

Compare Data converter architectures based on Accuracy/Area/Power/Speed.

# Module II. $g_m$ over $I_D$ Design Process [L-4; T-2]

Gm over ID technique: Transconductor efficiency in sub-threshold, moderate and strong inversion. Various design plots:  $g_m/I_D$ ,  $g_m/g_{ds}$ ,  $f_T$  etc., and their use in Analog Design. Design of a CS Amplifier, and Two stage Opamp using  $g_m/I_D$  technique.

# Module III. Opamp performance Metrics: [L-4; T-1]

Slew rate & Settling time, CMRR, PSRR, Linearity, Distortion: Gain Compression, THD, IIP3 calculation. Offset Cancellation techniques.

# Module IV. Layout Techniques [L-3; T-2]

Introduction to CMOS process, CMOS Layers, Design rule basics, DRC, LVS, Passive and Transistor layout, Fingering, Inter-digitization. Matching components: Common centroid, Use of Dummy. Matching error, error propagation.

# Module V. Switched Capacitor Circuits [L - 5; T - 1]

Basic philosophy of Switched capacitor circuits, design of switched-capacitor amplifiers and integrators, effect of opamp finite gain, bandwidth and offset, circuit techniques for reducing effects of opamp imperfections, switches and charge injection and clock feed-through effects.

# Module VI. Sample and Hold [L-4; T-1]

Operation of sample and holds circuits and theirs non-idealities. Comparators: Opamp based, Strong Arm Regenerative Latch, Latch dynamics, Offset reduction.

# Module VII. Data Converters [L-12; T-4]

Fundamentals of data converters; Introduction to data converter metrics: SNR, DNL, INL, Offset & Gain Error, SINAD, ENOB, SFDR, SDNR, Settling time etc. Nyquist rate D/A converters - voltage, current and charge mode converters, hybrid and segmented converters. Nyquist rate A/D converters (Flash, interpolating, folding flash, SAR and pipelined architectures); Oversampled

A/D converters. Module VIII. Phase Locked Loop [L-3; T-1]Basic PLL topology, dynamics of simple PLL, Multiplier, phase detectors, lock acquisition, Phase frequency detector, Loop filters, Charge Pump PLLs, non-ideal effects in PLLs. **Total Contact Hours: (L=42, T=14)=56** Text **Text Books:** 1. Tony Chan Carusone; David Johns; Kenneth Martin, "Analog Integrated Circuit Design", Books. and/or Wiley, 2nd Ed. 2013, Reference Behzad Razavi, "Principles of Data Conversion System Design", Wiley-IEEE Press, 1994 Materialss 3. Adel Sedra, Kenneth Smith Tony Chan Carusone, Vincent Gaudet, "Microelectronic Circuits", Oxford; 8th Ed.; 2020 **Reference Books/Materials:** 1. R. Gregorian, "Introduction to CMOS Opamps and Comparatos", Wiley, 1999 2. Rudy J. Van De Plassche, "CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters", Springer, 2nd Ed. 2003. 3. Behzad Razavi, "Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level", Cambridge University Press, 2020.

	MT/EC9049: Mixed Signal IC Design (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]								
СО	Statement	Program Outcomes							
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3		
CO1	Explain the operation of various High performance OTAs/Opamps.	2	1	2	3	1	1		
CO2	Design Analog Circuits using gm/ID techniques.	2	3	1	3	2	2		
CO3	Create the Layout of a CMOS Mixed Signal System.	3	2	1	2	2	2		
CO4	Analyze a Comparator.	3	1	1	3	2	1		
CO5	Interpret the use of Switched Capacitor Circuits in Sampled data Systems	3	1	1	2	1	2		
CO6	Compare Data converter architectures based on Area/Power/Speed	2	1	3	3	1	1		
	Average	2.5	1.5	1.5	2.66	1.5	1.5		

MT/EC9050 Low : Circu Syst	Power its and tems	Program Core (PCR) / Electives (PEL) PEL	Total Lecture (L)	Number of co Tutorial (T)	ntact hours: 5 Practical		Credit
MT/EC9050 Low Circu Syst	Power its and	(PCR) / Electives (PEL)	Lecture (L)	Tutorial			Cradit
MT/EC9050 Circu Syst	its and	PEL	2		(P)		
			3	1	0	3	3
ourse outcomes	<ul><li>CO 2: I in typic</li><li>CO 3: A</li><li>CO 4:</li></ul>	Learn to design and Understand sources al circuits Apply different tech Learn the different dissipation at the de	s of power dissip niques to minim t sources of leak	ation and be a ize dynamic c cage in MOS	able to estima dissipation. transistors an	te energy d	lissipation
Syllabus/ Topics Covered  Mo Pov diss sign esti  Mo Dy Sin leve tran Mu seq arcl  Mo Dy Swii Bus Opi Mo	IOS inverter cuit optimiz odule – II: (IOS layout cess flow, In ails – parasit odule – III: (IOS layout cess flow, In ails – parasit odule – III: (IOS layout cess flow, In ails – parasit odule – IV: (IOS layout cess flow) of parasit of parasi	eed for Low power and other gates; whation for performance L = 06; T = 02) and Fabrication: Tymperfections in fabric elements and the (L = 06; T = 02) on mechanisms in Control of the con	t – Switched ca ceitor minimizatis system, Glitchi	reuit layout, esign rules ar portance of detatic and Dynon, concept on all activity congic circuits;  ge scaling appation, Speed lel and pipelity of the procedure, Crean of the content of the pacitance mitten technique on technique on for the power of	MOS Logic d  IC fabrication of their impore vice scaling.  amic dissipation of switching a somputation —  proaches: Stal management in architecturitical path are evel converted equency Scalinimization as — Hardware inimization,	n overview rtance; MC ion, Dynan activity; Co Boolean di tapproache res, Algoria dits man ers, Power ling (DVFS)	odology,  y, CMOS OS device  nic power oncept of ifference, e Scaling; es, circuit thm level agement; up/down S), DVFS  s: What is trade-off, re Level

technology, DIBL and GIDL effects; Recent advances in MOS transistor design – SOI technology, FinFET, Gate All Around (GAA) FET. **Module-VII:** (L - 03; L - 01)Static Power Optimization Techniques: Comparison of static and dynamic loss in modern chips; Stand-by and Run-time leakage; Stand-by leakage reduction techniques, Transistor stacking, VT CMOS approach, Power gating, MT CMOS technology, Power gating issues, DVFS with Power gating; Run-time leakage reduction, Dynamic V<sub>DD</sub> scaling, Dual V<sub>t</sub> approach, V<sub>t</sub> hopping. **Module-VIII:** (L-02)Battery operated system design: Battery construction and working principle, Battery capacity and energy density, comparison of different storage cell technologies; Battery charging and discharging profiles and their effects on battery capacity and life; Design of multi-battery system installations. **Total Contact Hours:** (L=42, T=14)= 56 Text Books: 1. Ajit Pal, "Low Power VLSI Circuits and Systems", Springer, 2015. 2. Kaushik Roy and Sharat C Prasad, "Low Power CMOS VLSI circuit Design", John Wiley and Sons, 2000. **References:** Text / Ref. Books 1. Anantha P Chandrakasan and Robert W Brodersen, "Low Power Digital CMOS Design", Kluwer Academic Publishers, Holland, 1995. Gary B Yeap K, "Practical Low Power Digital VLSI Design", Kluwer Academic Publishers, 3. Kuo J B and Lou J H, "Low Voltage CMOS VLSI Circuits", John Wiley and Sons, Singapore, 1999.

	MT/EC9050: Low Power Circuits and Systems (Elective)									
	[Mapping between Course Outcomes (CO	os) and F								
CO	C4-4	Program Outcomes								
CO	Statement		PO 2	PO 3	PSO 1	PSO 2	PSO 3			
CO 1	<b>Acquire</b> knowledge of the fundamentals and applications of Low-power circuits	2	1	2	2	1	1			
CO 2	<b>Identify</b> various leakage/ switching power sources in a MOSFET and a digital circuits.	3	1	3	3	3	1			
CO 3	<b>Analyze the v</b> arious issues to power dissipation and techniques to minimize/optimize	3	2	3	3	3	1			
CO 4	<b>Learn</b> various leakage/ switching power reduction mechanisms at device level and circuit level.	3	2	3	2	2	1			
CO 5	<b>Design and implementation</b> of a power-aware circuits and systems	2	1	2	3	3	2			
CO 6	<b>Evaluate</b> the performance of low power circuits and systems	2	1	2	3	3	2			
	Average	2.50	1.33	2.50	2.67	2.50	1.33			

	Department of	Electronics and C	Communica	tion Enginee	ring			
		Program Core		Total conta	ct hours: 56			
Course Code	Title of the course	(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit	
MT/EC9051	Testing and Verification of VLSI Circuits	PEL	3	1	0	3	3	
Course Objectiv	*	students, the basic	es of testing	and verificat	ion technique	s for the d	igital IC	
Course Outcome	<ul> <li>CO 1: Extended</li> <li>CO 2: General</li> <li>CO 3: Deneral</li> <li>CO 4: Discontinuo</li> </ul>	l completion of the end knowledge of herate test vectors to monstrate the conc cuss about Built-in e modern tools for	the requirent to test a circular test a circular test and	nent of fault n uit efficiently ory testing tec nd its applica	nodeling in V covering max hniques.	ximum fau	lts.	
Syllabus/	Module I.	Introduction [L		crification.				
Topics Covered	Module II. To Boolean different pattern generation.  Module III. PI Cross-point fault.  Module IV. Module IV. Module IV. Do Test pattern generation.  Module VI. Te Ad-hoc and struct.  Module VII. LBIST and MBI level (data path techniques: decist.)  Module VIII.AS Direct and rando	nd their modeling. Itel, deductive and lest generation for the Dealgorithm, Itel, and its lest generation and its lest generation testing [L - 4 The model, test generation techniques, lest pattern generation techniques, lest pattern generation techniques so the lest generation techniques in and control pattern generation diagrams, log silc/IP Verification in testing, Error definition of the lest generation diagrams, log silc/IP Verification in testing, Error definition in testing, Error definition in the lest generation in testing, Error definition in the lest generation in the lest generat	concurrent combination combina	techniques; conal circuits om etc. Exhault coverage.  testable designalts; test generalts; test generalts different type of LSSD, bound (combination of emboroaches.  2] correction co	ritical path tra  [L - 4; T - 1] ustive, randon  gns.  eration.  ypes.  hits[L - 6; T - dary scan.  c] al and sequer hedded system	m and weig	ghted test	
	Functional test partial functional and tree	Module VIII. Post-Silicon Validation [L – 4; T - 1] Functional test patterns development and validating, test program and test software to enable functional and tress testing of features, validation with real use case applications: OS boot and stress testing, performance validation with industry standard benchmarks, characterization of						

	various electrical and thermal parameters as per device specification.
	Total Contact Hours: (L=42, T=14)=56
Text /	Text Books:
Ref. Books	1. M. L. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital,
	Memory and Mixed-Signal VLSI Circuits", Springer, 2 <sup>nd</sup> edition, 2004.
	Reference Books:
	1. A. Krstic and K-T Cheng, "Delay Fault Testing for VLSI Circuits", Kluwer Academic Publishers, 3rd edition,. 2003.
	2. N. K. Jha and S. Gupta, "Testing of Digital Systems", Cambridge University Press, 2nd Edition, 2003.
	3. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing and Testable Design", Wiley-IEEE Press, 3rd Edition, 1994.
	4. P. K. Lala, "Fault Tolerant and Fault Testable", Prentice-Hall, 4th Edition, 1986.

	MT/EC9051: Testing and Verification of VLSI Circuits (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
			I	Program	Outcom	es				
CO	Statement	PO	PO	PO	PSO	PSO	PSO			
		1	2	3	1	2	3			
CO 1	Extend knowledge of the requirement of fault modeling in VLSI circuits.	1	1	1	2	1	1			
CO 2	Generate test vectors to test a circuit efficiently covering maximum faults.	2	2	3	2	1	1			
CO 3	Introduce students to the concepts Memory testing techniques.	2	2	2	3	2	1			
CO 4	Understanding Built-in-Self Test and its application in modern digital design	2	2	3	2	2	1			
CO 5	Use modern tools for testing and verification.	2	2	3	3	2	2			
Average 1.8 1.8 2.4						1.6	1.2			

	М. Т	ECH. IN MICROF	ELECTRON	NICS AND	VLSI TECH	NOLOGY	7			
	Departmo	ent of Electronics &	Communic	ation Engine	eering					
Course Code	Title of the course	Program Core (PCR) / Electives (PEL)	Lecture (L)	Total Hours	Credit					
MT/EC9052	Computer Architecture	PEL	3	1	0	4	4			
Course	After successfu	completion of the co	ourse, the stu	ıdent will be	able to:					
Outcomes	<ul> <li>CO 1: Acq</li> <li>CO 2: Unc</li> <li>CO 3: Illus</li> <li>CO 4: Ana</li> <li>CO 5: Des</li> <li>CO 6: Eva</li> </ul>	<ul> <li>CO 2: Understand the fundamental concepts of ISA.</li> <li>CO 3: Illustrate the operations of memory unit.</li> <li>CO 4: Analyze control and data flow of a computer.</li> <li>CO 5: Design and implementation of multiprocessors.</li> <li>CO 6: Evaluate the performance of a computer system.</li> </ul>								
Topics Covered	layers, their bene architecture II, i solution ideas.	Introduction and Buters, introduction to fits of comfortably construction set archit	computer a crossing then ecture III, a	architecture, n, instruction architecture	set architecti examples, exa	ure I, instri	action se			
	principles and microarchitecture	Fundamental concepts in computer architecture: Von Neumann model and data flow model, ISA principles and trade-off, elements of an ISA, RISC vs. CISC, MIPS ISA, ISA vs. microarchitecture level trade-off, property of ISA vs. microarchitecture.								
	Binary arithmetic floating point arit	Module III. Arithmetic Operations $[L-5; T-3]$ Binary arithmetic, ALU Design, multiplier design, divider design, fast addition, multiplication, floating point arithmetic.								
	Single-cycle microarchitecture	ocessor Design [L – microarchitecture, e, pipelining: issues in see exceptions, state accution.	multi-cycle n pipelining,	data and cor			g, brancl			

# Module V. SIMD, GPUs, VLEW and DAE [L – 5; T - 1]

SIMD processing: array and vector processors, SIMD operation in modern ISAs, VLIW, Decoupled Access Execute (DAE), Systolic Array.

# Module VI. Memory Hierarchy and Caches [L - 7; T - 2]

Memory hierarchy, physical memory and virtual memory, emerging memory technologies, main memory, memory controller, memory management, memory latency tolerance: prefetching, Cache organization and operation, high performance caches, memory consistency and cache coherence, in-memory processing

# Module VII. Multiprocessor [L-7; T-3]

Multiprocessor types, multiprocessing and issues in multiprocessor, limits of parallel speedup, difficulty in parallel programming, heterogeneous systems, input/output subsystem, interfaces, I/O operations, interconnection networks: bus based and NoC based architectures.

	Total Contact Hours: (L=42, T=14)=56
Text Books,	Text Books:
and/or	1. Patterson and Hennessy, "Computer Organization and Design: The Hardware/Software
Reference	Interface", 4th Edition, Morgan Kaufmann/ Elsevier, 2009.
Material	
	Reference Books:
	1. Andrew Tanenbaum, "Structured Computer Organization" 6th Edition, Pearson, 2016.
	2. Patt and Patel, "Introduction to Computing Systems: From Bits and Gates to C and
	Beyond", Morgan Kaufman, Elsevier, 2th Edition, McGraw-Hill Education 2003.
	3. Harvey Cragon, "Computer Architecture and Implementation", Cambridge University
	Press, 2000.
	4. C. Hamacher, Z. Vranesic, S. Zaky, "Computer Organization", McGraw Hill Education;
	5th Edition, 2011.

	MT/EC9052: Computer Architecture (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
CO	Statement	Program Outcomes									
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3				
CO1	Acquire idea about computer architecture and organization.	1	1	2	2	3	2				
CO2	Understand the fundamental concepts of ISA	1	1	2	2	3	1				
CO3	Illustrate the operations of memory unit	1	1	2	3	3	3				
CO4	Analyze control and data flow of a computer	2	1	2	3	3	1				
CO5	Design and implementation of multiprocessors.	1	1	2	3	3	3				
CO6	Evaluate the performance of a computer system.	1	1	2	3	3	3				
	Average	1.17	1	2	2.67	3	2.67				

<u> </u>	T:41£41		Communica	· ·	Cradit							
Course Code	Title of the course	Program Core (PCR) / Electives		ımber of con			Credit					
Code		(PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours						
MT/EC9053	Physical System Analysis and	PEL	3	1	0	4	4					
Course Outcomes	• CO 1: Understa	pletion of the course the	nysical syste	ems								
	CO 3: Understa	nantitative analysis tech and modeling of physicate complex designs of	al systems									
Topics Covered	Module I: In	troduction to physica	l systems			[L-1]						
	Static, dynamic a nonlinearity, hyster frequency response	Static, dynamic and quasi static characteristics of physical elements and systems, Linearity, nonlinearity, hysteresis, time domain and frequency domain characteristics, response time, delay time, frequency response.										
	Loading effects in	Loading effects in physical systems, Loading effect modelling, Two port network representation of physical elements and systems, Lumped parameter representation of Transducer, Amplifiers, Filters.										
				epresentation	of Transduce	-	s, Filters					
	Module IV: En Sources of signal en band noise, narrow	rror analysis and mod rrors, Systematic and R -band noise, Error mod deviation, Gaussian d	elling andom erro elling, Stati	ors, Signal err	or analysis, so	[L-4; T-2] ources of no asurements,	ise, wide statistica					
	Module IV: En Sources of signal en band noise, narrow averages, standard hysteresis modelling  Module V: Sy Bond graph reprinciple, Lagrar circuits, electrometers	rror analysis and mod rrors, Systematic and R -band noise, Error mod deviation, Gaussian d ag. estem Representation,	delling andom erro elling, Stati listribution,  Modelling aultiphysics multiphysi g Lagrange	ors, Signal errors, Signal errors, Signal errors, strical method correlation, strictly, Analysis system, ics system,	or analysis, so ls of error me autocorrelation Energy man	[L-4; T-2] ources of no asurements, on, regressi [L-13; T-4 ethods, Hation of	ise, wide statistica on, Stati l l lamilton' electrica					
	Module IV: En Sources of signal en band noise, narrow averages, standard hysteresis modellin  Module V: Sy Bond graph re principle, Lagrar circuits, electrome Hysteresis model, l  Module VI: Re Concept of reliabil	rror analysis and mod rrors, Systematic and R -band noise, Error mod deviation, Gaussian d ag. estem Representation, epresentation of m age equations for chanical systems using	delling andom erro elling, Stati listribution,  Modelling aultiphysics multiphysic g Lagrange eresis.  hysical systelling of re	ors, Signal errestical method correlation, <b>5, Analysis</b> system, ics system, equations, N	or analysis, so ls of error mea autocorrelation Energy managements Represents Jonlinear dyn	[L-4; T-2] ources of no assurements, on, regressi [L-13; T-4 ethods, Hation of lamics, Tim	ise, wide statistica on, Station lamilton's electrica e-varying					
	Module IV: En Sources of signal en band noise, narrow averages, standard hysteresis modelling.  Module V: Sy Bond graph reprinciple, Lagrar circuits, electrome Hysteresis model, l.  Module VI: Reconcept of reliability analysis of physical systems.	rror analysis and mod rrors, Systematic and R -band noise, Error mod deviation, Gaussian dag. estem Representation, epresentation of mage equations for chanical systems using Preisach model of hystematical modelity, mathematical model	delling andom erro elling, Stati listribution,  Modelling aultiphysics multiphysic g Lagrange eresis.  hysical systelling of re	ors, Signal errestical method correlation, <b>5, Analysis</b> system, ics system, equations, Notems liability, bath	or analysis, so ls of error mea autocorrelation Energy managements Represents Jonlinear dyn	[L-4; T-2] ources of no assurements, on, regressi [L-13; T-4 ethods, Hation of lamics, Time [L-4; T-1] reliability, proving reliability,	ise, wide statistica on, Statica on, Stati					
Text Books, and/or reference	Module IV: En Sources of signal en band noise, narrow averages, standard hysteresis modellin  Module V: Sy Bond graph re principle, Lagrar circuits, electromed Hysteresis model, l  Module VI: Re Concept of reliabil analysis of physical systems.  Text Books:  1. S. H. Crandall, I 2017	rror analysis and mod rrors, Systematic and R-band noise, Error mod deviation, Gaussian dag.  rstem Representation, epresentation of mage equations for chanical systems using Preisach model of hystematical model and elements and physical elements and physical control of the c	delling andom erro elling, Stati listribution,  Modelling aultiphysics multiphysic g Lagrange eresis.  hysical systems elling of re cal systems	ors, Signal errestical method correlation,  g, Analysis system, ics system, equations, Notems liability, bath b, Several school Total Lanical and Electrical methods.	or analysis, so als of error measurements and correlation in the secture Hour secture Hour secture constants.	[L-4; T-2] ources of no assurements, on, regressi [L-13; T-4 ethods, Hation of amics, Tim [L-4; T-1] reliability, proving reliability, proving reliability, discal, Medted	ise, wide statistica on, Statistica					
and/or	Module IV: En Sources of signal en band noise, narrow averages, standard hysteresis modellin  Module V: Sy Bond graph reprinciple, Lagrar circuits, electrome Hysteresis model, I Module VI: Re Concept of reliabil analysis of physical systems.  Text Books:  1. S. H. Crandall, I 2017  2. J. Bentley, Prince Reference books:	rror analysis and modernors, Systematic and Reband noise, Error modeviation, Gaussian deg.  rstem Representation, epresentation of mage equations for chanical systems using Preisach model of hystems and physical elements and physical elements and physical	delling andom erro elling, Stati listribution,  Modelling aultiphysics multiphysic g Lagrange eresis.  hysical systems  ics of Mechanics extension of the control of the control extension of the co	ors, Signal errastical method correlation,  a, Analysis system, ics system, equations, Notems liability, bath b, Several school Total Lanical and Electron Education	or analysis, so als of error measurements and correlation in the sector of the sector	[L-4; T-2] burces of no assurements, on, regressi [L-13; T-4 ethods, Hation of lamics, Time [L-4; T-1] reliability, proving reliability, proving reliability, dical, Medter edition, 2002	ise, wide statistica on, Statical lamilton's electrical e-varying reliability of the Pub,					

	MT/EC9053: Physical System Analysis and Modeling (Elective)									
	[Mapping between Course Outcomes (COs) and Program Outcomes (POs)]  Program Outcomes									
CO	CO Statement		PO2	PO3	PSO 1	PSO 2	PSO 3			
CO 1	Understand characteristics of physical systems	1	3	1	3	1	1			
CO 2	Apply quantitative analysis techniques to physical systems	3	3	3	3	1	2			
CO 3	Understand modeling of physical systems	2	3	3	3	1	2			
CO 4	CO 4 Investigate complex designs of physical systems and case studies		3	3	3	1	2			
	Average	2.25	3	2.5	3	1	1.75			

	Departmen	t of Electronics and (	Communica	tion Engine	ering						
Course	Title of the course	Program Core	Total Nu	mber of con	tact hours: 5	6	Credit				
Code		(PCR) / Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours					
MT/EC9054	Cyber Physical Electronic System Design	PEL	3	1	0	4	4				
Course Outcomes	After the compl	etion of the course the d application based end d basic building block antitative analysis tech damentals of cyber-ph e complex designs of	lectronic sysks of electroniques to electronysical electronysical	etems nic systems ectronic systems ronic systems	3	ough case st	udies				
Topics Covered		action to cyber physical Electronic Sys				[L-1]					
	Sensors, Resistive Piezoresistive sens conditioning circuit communication un motors, Linear actua  Module III. Physic Microcontrollers, M	Piezoresistive sensors, MEMS sensors, MEMS Accelerometers, MEMS Gyro, Signal conditioning circuits, Signal Processing unit, Data presentation, Data storage, and Data communication units, Actuators, Motors, BLDC, Stepper Motors, Servo motors, AC motors, Linear actuators, Linear servo actuators, Mechanisms  Module III. Physical Embedded Systems  [L-10; T-5]  Microcontrollers, Mini computers, Embedded systems, Vibration sensing, Force sensing, Pressure sensing, voltage sensing, Actuation systems, Open-loop system, Closed loop system, Embedded									
	Module IV. Physic Intranet, Internet, N	Module IV. Physical Systems in Network [L-10; T-1] Intranet, Internet, NFC, Bluetooth, Zigbee, WiFi, 4G, 5G, Industrial Ethernet, Industrial data communication Protocols, HART, MQTT, HTTP, Cyber physical systems, IoT, Industry 3.0, Industrial									
		Module VI. Data Security Issues Requirement of data securities, Data encryption strategies.  [L-1]									
	Cyber Physical mot	Module VII. Case studies [L-6; T-3] Cyber Physical motor speed control system, Cyber physical 3D printing systems, Cyber physical structural health monitoring systems, Industry 4.0.									
				Total L	ecture Hour	es: (L=42, T	<b>=14)=56</b>				
Text Books, and/or reference material	<ol> <li>J. Bentley, Print</li> <li>E. A. Lee, S. A.         Approach, MIT     </li> <li>B. A. Forouzan, 2017</li> <li>Reference books:</li> </ol>	ciples of measurement. Seshia, Introduction of Press; Second edition Data Communication try 4.0 the industrial of	to Embedded n, 2019 ns and Netwo	d Systems - a orking, McG	Cyber Physic	cal Systems cation; 4th e					

	MT/EC9054: Cyber Physical Electronic System Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
				Prog	ram Outco	mes					
CO	Statement	PO 1	PO2	PO3	PSO 1	PSO 2	PSO 3				
CO 1	Understand application based electronic systems	2	3	1	3	1	1				
CO 2	Understand basic building blocks of electronic systems	2	3	1	3	1	1				
CO 3	Apply quantitative analysis techniques to electronic systems	2	3	1	3	1	1				
CO 4	Understand fundamentals of cyber-physical electronic systems		2	2	1	1	3				
CO 5	Investigate complex designs of cyber physical embedded systems through case studies	3	2	3	1	1	3				
	Average	2.4	2.6	1.6	2.2	1	1.8				

Course	Title of the course	t of Electronics and C Program Core		umber of con		56	Credit			
Code	This of the course	(PCR)/Electives (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Crean			
MT/EC9055	Electronic Measurements and System Design	PEL	3	1	0	4	4			
Course Outcomes Topics Covered	<ul> <li>CO 1: Understan</li> <li>CO 2: Understan</li> <li>CO 3: Apply qua</li> <li>CO 4: Learn des</li> <li>CO 5: Investigat</li> </ul>	etion of the course the ad concept of electronical basic building block entitative analysis techniques of electronic elec	ic measurer as of electro aniques to e tronic meas measurem	ments onic measurer lectronic mea surement syste	surement sys	tems				
	Static characteristics elements, Static ch linearity, Sensitivity bandwidth  Module III: Loadi Loading effects in n to capacitive sensors	and dynamic characters of elements, Dynamic aracteristics of systems, Resolution, Repeata ing Effects in Measurement systems, so loading effect due to ion of measurement systems.	c character ms, Dynar bility, Repr rements loading effo o inductive	nic character roducibility, F	istics of sys Response time	tems, linear e, Settling ti [L-4;T-2] s, Loading of	rity, non- me, Gain, effect due			
	Sources of nois environmental effor Systematic error, Modelling.	ects, Effects of Random error. Sta	nt syster Interfering atistical m	ms, mather and Mod ethods for	ifying inpu		analysis,			
		Module V: Reliability analysis of measurement systems [L-4; T-1]  Concept of Reliability, Reliability of measurement systems, Reliability enhancement strategies								
	Voltage sensors, Cu Motion Sensors, M	ional Elements of Me rrent sensors, Force stagnetic flux sensors, Filters, Oscillators, ts	ensors, Pre Chemical	essure sensors sensors, Sig	, Vibration segnal condition	ning circuit	v sensors, s, Bridge			
	Flow measurement	Module VII: Case studies [L-10; T-4] Flow measurement systems, Heat transfer effect and measurement systems, Optical measurement systems, Ultrasonic measurement systems, Gas chromatography.								
				Total L	ecture Hour	rs: (L=42, T	'=14)= <b>5</b> 6			
Text Books, and/or reference material	<ul><li>4. J. Bentley, <i>Princ</i></li><li>5. Ernest O. Doebe</li></ul>	ciples of measurement elin, Dhanesh N. Man Seventh edition, 2019								

6. David A. Bell, "Electronic Instrumentation and Measurements", Oxford University Press India; Third edition, 2013

# Reference books:

1. Research Articles

	MT/EC9055: Electronic Measurements and System Design (Elective) [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
~~	a			Prograi	m Outcom	es					
co	Statement	PO1	PO2	PO3	PSO 1	PSO 2	PSO 3				
CO 1	Understand concept of electronic measurements	2	3	1	3	1	1				
CO 2	Understand basic building blocks of electronic measurement systems	2	3	1	3	1	2				
CO 3	Apply quantitative analysis techniques to electronic measurement systems	2	3	1	3	1	1				
CO 4	Learn design techniques of electronic measurement systems	3	2	2	3	1	3				
CO 5	Investigate application specific measurement systems	3	2	3	3	1	3				
	Average	2.4	2.6	1.6	3	1	2				

	Dep	artment of Elect	ronics & Com	munication Eng	gineering						
		Program		Total contac	t hours : 56						
Course Code	Title of the course	Core (PCR) / Elective (PEL)	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit				
MT/EC9056	DSP Architectures in VLSI	CORE	3	1	0	4	4				
Course Objectives		lesigned to give a									
Objectives		uently encounter									
		sign techniques to			throughput, less	area, and po	wer.				
Course Outcomes		letion of the cours			evetome						
Outcomes		VLSI design meth ibe VLSI algorithi			systems.						
		ment/Simulate bas			Matlab/CAD to	ols.					
	• CO 4: Discus	ss various issues t	hat need to be a	ddressed when	implementing I	OSP algorith					
		are with finite res			•	l bit resolution	on.				
	• <b>CO 5:</b> Analy:	ze DSP architectu	res and evaluat	e their performa	ince.						
Topics Covered	Module I. Introduction to Digital Signal Processing [L – 7; T - 2] Review of DSP fundamentals: Discrete Systems: Representation of Systems, Properties of DSP systems, Difference equation and its relationship with system function, Impulse response and frequency response.										
	Graphical repre	Digital Signal P r DSP algorithm esentation of DSI ependence graph d architectural le	ns: VLSI Desi Palgorithms – 1 (DG). Data p	gn flow, Map signal flow groath synthesis,	ping algorithm raph (SFG), da	ıta flow gra <mark>ı</mark>	oh (DFG)				
	Module III. Introduction to DSP systems [L – 6; T - 2]  DSP Systems, Parallel and pipeline of signal processing application: Architecture for real-time systems, latency and throughput related issues, clocking strategy, array architectures; Pipelining processing of Digital filter, Parallel processing, Parallel and pipelining for Low power design, ASIC design.										
	Module IV. Systolic Array Architecture [L – 5; T - 2]										
		systolic array arc ation of systolic a		based Systolic A	Array, Selection	of Scheduli	ng Vector				
		Module V. Signal Processing Architectures [L – 7; T - 2] Convolution technique, Retiming concept, Folding/Unfolding Transformation, Fast convolution, Cook-Toom algorithm, modified Cook-Toom algorithm. Winograd Algorithm.									
			_	<u> </u>							

	filters, scaling and round-off noise computation, round-off noise in pipelined IIR filters.
	Module VII. Low Power Design [L – 4; T - 2]  Theoretical background, Scaling v/s power consumption, power analysis, Power estimation approach, Power reduction techniques.  Total Contact Hours: (L=42, T=14)= 56
Text Books, and/or Reference Materials	<ul> <li>Text Books: <ol> <li>Keshab K. Parhi, "VLSI Digital Signal Processing Systems, Design and Implementation", Wiley-Interscience, 1999.</li> </ol> </li> <li>Reference Books: <ol> <li>Uwe Meyer-Baese, "Digital Signal Processing with Field Programmable Gate Arrays", Springer, Third Edition, 2007.</li> </ol> </li> </ul>

	MT/EC9056: DSP Architectures in VLSI [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
СО	Statement				n Outcome						
	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3				
CO1	State VLSI design methodology for signal processing systems.	2	1	2	3	1	1				
CO2	Describe VLSI algorithms and architectures for DSP.	2	3	1	3	2	2				
CO3	Implement/Simulate basic architectures for DSP using Matlab/CAD tools.	3	2	1	2	2	1				
CO4	Analyze DSP architectures and evaluate their performance.	3	1	1	3	2	1				
CO5	Discuss various issues that need to be addressed when implementing DSP algorithms in real hardware.	3	1	1	2	1	2				
	Average	2.50	1.50	1.50	2.67	1.50	1.33				

	Departme	ent of Electronics &	Communic	ation Engine	eering						
	Title of the	Program Core		Total conta	ct hours : 56						
Course Code	Course	(PCR) / <b>Elective (PEL)</b>	Lecture (L)	Tutorial (T)	Practical (P)	Total Hours	Credit				
MT/EC9057	Power Management IC Design	Elective (PEL)	3	1	0	4	4				
)											
Course Objective	system. It prima	develop understandir rily deals with differd ters. It aims to desigr	ent compone	nts of a powe	r managemen	t system w	ith focus				
Course		l completion of the c				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
Outcomes											
		ine different types of cribe the concept of p									
		oloy Miller compens		_	response.						
		ign a compensator for			response.						
		npare between Buck									
	• <b>CO 6:</b> Eva	luate the performanc	e of a Switch	ned Capacitor	DC-DC Con	verter.					
Covered	DC-DC Convert Accuracy, Line a Regulator.  Module II. Li Bandgap Voltage regulator, pass to	cower Management - ers, Linear versus Stand Load Regulation near Regulators [Lete Reference, Low Dransistor, error ampent limiting, power stands	witching Reg , Line and L -8; T - 3] op-Out Regu olifier, small	gulator, Perfo oad Transier alator (LDO), signal and	ormance Parant response, Ps Source and si stability anal	meters - E SRR; Point ink regulate lysis, com	fficiency t-of-Load ors, shun pensation				
	Module III. Switching Regulator [L – 8; T - 3]  Basic Concept of a Switching Regulator, Synchronous and Non-Synchronous Switching Converters; PWM Control Techniques, Control Techniques for DC-DC Converters; Small-Signal Modeling of a DC-DC Converter, Loop Gain and Stability Analysis using Continuous-Time Model.										
	Module IV. Top-down Design of DC-DC Converter [L - 7; T - 2] Topology selection, Switching frequency and external component selection; designing gate driver, PWM modulator, error amplifier, oscillator, ramp generator, feedback resistors, current sensing, current limit and short circuit protection, chip level layout guidelines.										
	Introduction to Converters, App.	the Buck-Boost Converter the Buck-Boost Colications of SC DC-E sing Feedback Contr	Converter, I OC Converte	ntroduction							

	Module VI. Advanced Topics [L – 6; T - 1]  Digitally controlled dc-dc converters, digitally controlled LDOs, adaptive compensation, dynamic voltage scaling (DVS), Single-Inductor Multiple-Outputs (SIMO) Converters.
	Total Lecture Hours: (L=42, T=14)=56
Text Books,	Text Books:
and/or	1. Christophe P. Basso, "Switch-Mode Power Supplies: SPICE Simulations and Practical
Reference	Designs", McGraw-Hill Professional, 2008.
Materials	
	2. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill, 2017
	Reference Books:
	Ke-Horng Chen, "Power Management Techniques for Integrated Circuit Design",     Wiley-Blackwell, 2016.
	2. Robert W. Erickson, Dragan Maksimovic, "Fundamentals of Power Electronics", 2nd edition Springer, 2001.

	MT/EC9057: Power Management IC Design [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]									
CO	S4-4			Progran	n Outcom	es				
CO	Statement	PO1	PO2	PO3	PSO1	PSO2	PSO3			
CO1	Define different types of DC-DC converters	2	2	2	2	3	2			
CO2	Explain techniques of Stabilizing a Regulator	2	1	2	2	3	1			
CO3	Employ Miller compensation to realize good phase margin	1	2	1	2	3	3			
CO4	Design a compensator for Buck converter.	2	1	2	3	3	1			
CO5	Compare between Buck and Boost Converter	1	1	2	3	3	2			
CO6	Evaluate the performance of a Switched Capacitor DC-DC Converter	1	2	3	3	3	1			
	Average	1.5	1.5	2	2.5	3	1.67			

	Department	t of Electronics and C	Communica	tion Engine	ering					
Course	Title of the course	Program Core (PCR)/Electives (PEL)	Total Nu	Credit						
Code			Lecture (L)	Tutorial (T)	Practical (P)	Total Hours				
MT/EC9058	Smart Materials based Electronic Devices	PEL	3	1	0	4	4			
Course Outcomes Topics Covered	CO 1: Understan CO 2: Apply qua CO 3: Understan CO 4: Learn des CO 5: Investigat  Module I: Introdu Smart Materials, Sma Electronic Devices  Module II: Charac Static, dynamic and quant Module III: Analy Energy, Co-energy, modelling of Smart m  Module IV: Piezoe Piezoelectric sensors,  Module V: Shape	cteristics of Smart M quasi static characteristics and Modelling of Energy methods, Ha naterial based electrorelectric Devices actuators, transforme	Interials based in the property of the propert	ed Electronic mart Materia Materials based Electronic E rices, Applic sed Electron t Materials b terials based inciple, Lagr levices esonators	ls based Electronic sed Electronic systems Electronic systems Electronic systems at ions of Smale Electronic I Electronic I range's Equat	E systems  [L-1] Int Materia  [L-7; ic Devices  Devices [L-ions, Analy  [L-4;	Is based  T-1]  12; T-5]  rsis and  3; T-4]			
	Shape Memory effect, Shape Memory Alloy elements, Shape Memory Alloy elements as actuators Shape Memory Alloy element as sensor  Module VI: Electroactive polymer devices Electroactive polymers, Electroactive polymer actuators									
	Module VII: FEM Modelling of Smart Materials based Electronic Devices [L-2] Concept of FEM, FEM-based CAD software for Smart materials based electronic Devices  Module VIII: Case studies [L-5;T-2] Piezoelectric transducers for ultrasound generation, SMA actuator driven finger exoskeleton									
Text Books, and/or reference material	Total Lecture Hours: (L=42, T=14)= 50  Text Books:  1. V. K.Varadan, K. J. Vinoy, S. Gopalakrishnan, "Smart Material Systems and MEMS: Design and Development Methodologies", Wiley, 2006  2. J. Bentley, Principles of measurement systems. Pearson Education India; 3rd edition, 2002  3. S. H. Crandall, D. C. Karnopp, Dynamics of Mechanical and Electromechanical, Medtech Pub. 2017									
	Reference books: 1. D. J. Leo, Engin	neering Analysis of Sn	nart Materia	l Systems, Jo	ohn Wiley & S	Sons Inc, 20	07			

- 2. A. Preumont *Mechatronics, Dynamics of Electromechanical and Piezoelectric Systems*, Springer, 2011
- 3. D. K. Gehmlich, S. B. Hammond, Electromechanical system, McGraw-Hill, 1967
- 4. D. Hutton, Fundamentals of Finite Element Analysis, McGraw Hill, 2003
- 5. Research articles

MT/EC9058: Smart Materials based Electronic Devices [Mapping between Course Outcomes (COs) and Program Outcomes (POs)]										
		Program Outcomes								
CO	Statement	PO 1	PO 2	PO 3	PSO 1	PSO 2	PSO 3			
CO 1	Understand concept of Smart Materials based Electronic Devices	3	3	3	1	1	1			
CO 2	Apply quantitative analysis techniques to Smart Materials based Electronic Devices	2	3	2	3	1	2			
CO 3	Understand basic building blocks of Smart Materials based Electronic systems	3	3	3	3	1	1			
CO 4	Learn design techniques of Smart Materials based Electronic systems	3	3	2	3	2	3			
CO 5	Investigate application specific Smart Materials based Electronic systems	2	3	2	2	1	2			
Average		2.6	3	2.4	2.4	1.2	1.8			